[go: up one dir, main page]

Marszałkowski et al., 2016 - Google Patents

Time and energy performance of parallel systems with hierarchical memory

Marszałkowski et al., 2016

View PDF
Document ID
10596015904699807797
Author
Marszałkowski J
Drozdowski M
Marszałkowski J
Publication year
Publication venue
Journal of Grid Computing

External Links

Snippet

In this paper we analyze the impact of memory hierarchies on time-energy trade-off in parallel computations. Contemporary computing systems have deep memory hierarchies with significantly different speeds and power consumptions. This results in nonlinear …
Continue reading at link.springer.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5083—Techniques for rebalancing the load in a distributed system
    • G06F9/5088—Techniques for rebalancing the load in a distributed system involving task migration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code

Similar Documents

Publication Publication Date Title
Ma et al. Garaph: Efficient {GPU-accelerated} graph processing on a single machine with balanced replication
Marszałkowski et al. Time and energy performance of parallel systems with hierarchical memory
Tang et al. A self-adaptive scheduling algorithm for reduce start time
Kress et al. Comparing the efficiency of in situ visualization paradigms at scale
US11055139B2 (en) Smart accelerator allocation and reclamation for deep learning jobs in a computing cluster
Rafique et al. Supporting MapReduce on large-scale asymmetric multi-core clusters
US11216281B2 (en) Facilitating data processing using SIMD reduction operations across SIMD lanes
Hu et al. Improved heuristic job scheduling method to enhance throughput for big data analytics
Ahmed et al. An integrated interconnection network model for large-scale performance prediction
He et al. Enabling energy-efficient DNN training on hybrid GPU-FPGA accelerators
Zeni et al. Optimized implementation of the hpcg benchmark on reconfigurable hardware
Jin et al. Accelerating graph convolutional networks through a PIM-accelerated approach
Wan et al. Efficient CPU‐GPU cooperative computing for solving the subset‐sum problem
Han et al. Scalable loop self-scheduling schemes for large-scale clusters and cloud systems
Deng et al. A periodic portfolio scheduler for scientific computing in the data center
CN105930202B (en) A three-threshold virtual machine migration method
Ouarnoughi et al. Considering I/O processing in CloudSim for performance and energy evaluation
Rafique et al. A capabilities-aware framework for using computational accelerators in data-intensive computing
Kiselev et al. The energy efficiency evaluating method determining energy consumption of the parallel program according to its profile
Lin A novel green cloud computing framework for improving system efficiency
Zawalska et al. Leveraging Hybrid Classical-Quantum Methods for Efficient Load Rebalancing in HPC
Wang An energy-efficient data placement algorithm and node scheduling strategies in cloud computing systems
Zhao et al. Empirical study of data allocation in heterogeneous memory
Bao Performance evaluation for traditional virtual machine placement algorithms in the cloud
Das et al. Augmenting amdahl's second law: A theoretical model to build cost-effective balanced HPC infrastructure for data-driven science