[go: up one dir, main page]

Yang et al., 2011 - Google Patents

A case for spiking neural network simulation based on configurable multiple-FPGA systems

Yang et al., 2011

View PDF
Document ID
10500568110537873164
Author
Yang S
Wu Q
Li R
Publication year
Publication venue
Cognitive neurodynamics

External Links

Snippet

Recent neuropsychological research has begun to reveal that neurons encode information in the timing of spikes. Spiking neural network simulations are a flexible and powerful method for investigating the behaviour of neuronal systems. Simulation of the spiking neural …
Continue reading at pmc.ncbi.nlm.nih.gov (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]

Similar Documents

Publication Publication Date Title
Pearson et al. Implementing spiking neural networks for real-time signal-processing and control applications: A model-validated FPGA approach
US11481621B2 (en) Unsupervised, supervised and reinforced learning via spiking computation
Cheung et al. NeuroFlow: a general purpose spiking neural network simulation platform using customizable processors
Khan et al. SpiNNaker: mapping neural networks onto a massively-parallel chip multiprocessor
Indiveri et al. Neuromorphic silicon neuron circuits
Sripad et al. SNAVA—A real-time multi-FPGA multi-model spiking neural network simulation architecture
US20190279038A1 (en) Data flow graph node parallel update for machine learning
Cawley et al. Hardware spiking neural network prototyping and application
Serrano-Gotarredona et al. On real-time AER 2-D convolutions hardware for neuromorphic spike-based cortical processing
Detorakis et al. Neural and synaptic array transceiver: A brain-inspired computing framework for embedded learning
Wang et al. A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks
Grassia et al. Silicon neuron: digital hardware implementation of the quartic model
Rast et al. Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware
Hahne et al. A unified framework for spiking and gap-junction interactions in distributed neuronal network simulations
Carpegna et al. Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge
Heittmann et al. Simulating the cortical microcircuit significantly faster than real time on the IBM INC-3000 neural supercomputer
Uludağ et al. Bio-realistic neural network implementation on loihi 2 with izhikevich neurons
Pande Design Exploration of EMBRACE Hardware Spiking Neural Network Architecture and Applications
Yang et al. A case for spiking neural network simulation based on configurable multiple-FPGA systems
Lansner et al. Virtues, pitfalls, and methodology of neuronal network modeling and simulations on supercomputers
Végh et al. On the role of speed in technological and biological information transfer for computations
Davies Learning in spiking neural networks
Moctezuma et al. Biologically compatible neural networks with reconfigurable hardware
Jin Parallel simulation of neural networks on spinnaker universal neuromorphic hardware
Glackin et al. Emulating spiking neural networks for edge detection on FPGA hardware