[go: up one dir, main page]

Semião et al., 2019 - Google Patents

PVTA-aware performance SRAM sensor for IoT applications

Semião et al., 2019

Document ID
10657636773099275367
Author
Semião J
Santos H
Cabral R
Santos M
Teixeira P
Publication year
Publication venue
International Congress on Engineering and Sustainability in the XXI Century

External Links

Snippet

Abstract Internet of Things (IoT) applications present significant challenges regarding security, safe operation and power management. In the hardware part of each IoT device, CMOS memories occupy a significant percentage of the Integrated Circuits' silicon area …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Nassif et al. A resilience roadmap
Sylvester et al. Elastic: An adaptive self-healing architecture for unpredictable silicon
Mukhopadhyay et al. Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS
US20080016477A1 (en) Method for Soft Error Modeling with Double Current Pulse
US20090187868A1 (en) Design of integrated circuits less susceptible to degradations in transistors caused due to operational stress
Kraak et al. Impact and mitigation of sense amplifier aging degradation using realistic workloads
Kraak et al. Parametric and functional degradation analysis of complete 14-nm FinFET SRAM
Ahmed et al. Reliable cache design with on-chip monitoring of NBTI degradation in SRAM cells using BIST
Kraak et al. Mitigation of sense amplifier degradation using input switching
Vangal et al. Wide-range many-core SoC design in scaled CMOS: Challenges and opportunities
Ceratti et al. An on-chip sensor to monitor NBTI effects in SRAMs
Agbo et al. BTI analysis of SRAM write driver
Agbo et al. Comparative BTI analysis for various sense amplifier designs
Agbo et al. Read path degradation analysis in SRAM
Ceratti et al. Investigating the use of an on-chip sensor to monitor NBTI effect in SRAM
Semião et al. PVTA-aware performance SRAM sensor for IoT applications
Alorda et al. 8T vs. 6T SRAM cell radiation robustness: A comparative analysis
Chen et al. Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations
Samandari-Rad et al. VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS
Agbo et al. Impact and mitigation of SRAM read path aging
Santos et al. Aging and performance sensor for SRAM
Semião et al. for IoT Applications
Xu et al. Novel Critical Gate-Based Circuit Path-Level NBTI-Aware Aging Circuit Degradation Prediction
Samandari-Rad Design and analysis of robust variability-aware SRAM to predict optimal access-time to achieve yield enhancement in future nano-scaled CMOS
Vatajelu et al. Parametric failure analysis of embedded SRAMs using fast & accurate dynamic analysis