Lee et al., 2024 - Google Patents
14.6 A 10A Computational Digital LDO Achieving 263A/mm 2 Current Density with Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for …Lee et al., 2024
- Document ID
- 1076565192124749295
- Author
- Lee D
- Kim S
- Nomiyama T
- Jung D
- Kim D
- Lee J
- Kwak S
- Publication year
- Publication venue
- 2024 IEEE International Solid-State Circuits Conference (ISSCC)
External Links
Snippet
In mobile SoC applications, the power rails of multicore CPUs have been merged by CPU cluster to simplify the PMIC-SoC power rails in limited PCB area (VDD LIT, VDD MID and VDD BIG in Fig. 14.6. 1). In order to optimize the power of each CPU core, integrated LDOs …
- 230000001052 transient effect 0 abstract description 15
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Calhoun et al. | Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm CMOS | |
| US6744281B2 (en) | Method and system for controlling the duty cycle of a clock signal | |
| Nielsen et al. | Low-power operation using self-timed circuits and adaptive scaling of the supply voltage | |
| Kawaguchi et al. | A reduced clock-swing flip-flop (RCSFF) for 63% power reduction | |
| Lee et al. | 14.6 A 10A Computational Digital LDO Achieving 263A/mm 2 Current Density with Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for Mobile SoC Application in 3nm GAAFET | |
| US6411156B1 (en) | Employing transistor body bias in controlling chip parameters | |
| US6501311B2 (en) | System and method for compensating for supply voltage induced signal delay mismatches | |
| JP4894014B2 (en) | Adaptive control of power supplies for integrated circuits. | |
| US7652513B2 (en) | Slave latch controlled retention flop with lower leakage and higher performance | |
| US6272666B1 (en) | Transistor group mismatch detection and reduction | |
| US8138795B2 (en) | Self-aware adaptive power control system and a method for determining the circuit state | |
| US20020029352A1 (en) | Software control of transistor body bias in controlling chip parameters | |
| US6078194A (en) | Logic gates for reducing power consumption of gallium arsenide integrated circuits | |
| US5914631A (en) | Voltage generating circuit | |
| EP1607835A1 (en) | Closed-loop control for performance tuning | |
| US7804330B2 (en) | Adaptive keeper circuit to control domino logic dynamic circuits using rate sensing technique | |
| US20070168792A1 (en) | Method to Reduce Leakage Within a Sequential Network and Latch Circuit | |
| Elgamel et al. | Noise tolerant low power dynamic TSPCL D flip-flops | |
| Huang et al. | Regenerative Breaking: Optimal Energy Recycling for Energy Minimization in Duty-Cycled Domains | |
| Wang et al. | Reliability enhanced on-chip digital LDO with limit cycle oscillation mitigation | |
| Lee et al. | A Computational Digital LDO With Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for Mobile SoC Application | |
| US20090201063A1 (en) | Dynamic semiconductor device | |
| Duan et al. | An Analog Assisted Dual Loop Hybrid LDO Based on Adaptive Clock | |
| Song | Design of Fast Transient Response Digital Low-Dropout Regulator for Advanced Memory Application | |
| 송윤호 | Design of Fast Transient Response Digital Low-Dropout Regulator for Advanced Memory Application |