[go: up one dir, main page]

Deng et al., 2018 - Google Patents

Multi-bit nonvolatile flip-flop based on NAND-like spin transfer torque MRAM

Deng et al., 2018

Document ID
10736541245490228998
Author
Deng E
Wang Z
Kang W
Wei S
Zhao W
Publication year
Publication venue
2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)

External Links

Snippet

Nonvolatile flip-flops (NVFFs) integrating emerging spintronics devices such as magnetic tunnel junction (MTJ) are under intensive investigation. They allow computing systems to be powered-off during the standby state, hence high static power issue of conventional CMOS …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Similar Documents

Publication Publication Date Title
Sakimura et al. MRAM cell technology for over 500-MHz SoC
Zhao et al. Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
Lakys et al. Self-enabled “error-free” switching circuit for spin transfer torque MRAM and logic
Deng et al. Low power magnetic full-adder based on spin transfer torque MRAM
US9047950B2 (en) Read-disturbance-free nonvolatile content addressable memory (CAM)
Wang et al. Ultra-dense ring-shaped racetrack memory cache design
Zhang et al. Ultra-high density content addressable memory based on current induced domain wall motion in magnetic track
Deng et al. High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-hall assistance
Huda et al. A novel STT-MRAM cell with disturbance-free read operation
Amirany et al. High-performance and soft error immune spintronic retention latch for highly reliable processors
Deng et al. Robust magnetic full-adder with voltage sensing 2T/2MTJ cell
Hanyu et al. Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm
Ben-Romdhane et al. Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires
Vatankhahghadim et al. A variation-tolerant MRAM-backed-SRAM cell for a nonvolatile dynamically reconfigurable FPGA
Zhao et al. Racetrack memory based reconfigurable computing
Zhang et al. A 16 Kb spin-transfer torque random access memory with self-enable switching and precharge sensing schemes
Seo et al. Fast and disturb-free nonvolatile flip-flop using complementary polarizer MTJ
Najafi et al. Enabling normally-off in situ computing with a magneto-electric FET-based SRAM design
Jabeur et al. Study of spin transfer torque (STT) and spin orbit torque (SOT) magnetic tunnel junctions (MTJS) at advanced CMOS technology nodes
Fong et al. Design and optimization of spin-transfer torque mrams
Zhang et al. High-density and fast-configuration non-volatile look-up table based on NAND-like spintronic memory
Deng et al. Multi-bit nonvolatile flip-flop based on NAND-like spin transfer torque MRAM
Zhao et al. Spintronic device based non-volatile low standby power SRAM
Wang et al. Compact modeling of high spin transfer torque efficiency double-barrier magnetic tunnel junction
Salehi et al. BGIM: Bit-Grained Instant-on Memory Cell for Sleep Power Critical Mobile Applications