Özdemir, 2004 - Google Patents
Instability Studies in Amorphous Silicon Based AlloysÖzdemir, 2004
View PDF- Document ID
- 10860375569912877400
- Author
- Özdemir O
- Publication year
- Publication venue
- PQDT-Global
External Links
Snippet
The pixel element which is an integrated combination of a pin diode with a thin film transistor (TFT) is used to produce image sensor arrays in scanning and displays technologies, necessitating the deposition of hydrogenated silicon based semiconducting and insulating …
- 229910021417 amorphous silicon 0 title abstract description 112
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L31/00—Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Tran et al. | Two‐terminal multibit optical memory via van der Waals heterostructure | |
| Green et al. | Ultrathin (< 4 nm) SiO2 and Si–O–N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits | |
| EP0659910A2 (en) | Semiconductor device and method of fabricating the same | |
| US8716115B2 (en) | High productivity combinatorial dual shadow mask design | |
| Hodgson et al. | ULTRARAM: A Low‐Energy, High‐Endurance, Compound‐Semiconductor Memory on Silicon | |
| US20220406798A1 (en) | Neuromorphic ferroelectric field effect transistor (fefet) device with anti-ferroelectric buffer layer | |
| TWI886245B (en) | Back-illuminated sensor and a method of manufacturing a sensor using a silicon on insulator wafer | |
| Haug | New methods for investigation of surface passivation layers for crystalline silicon solar cells | |
| Özdemir | Instability Studies in Amorphous Silicon Based Alloys | |
| Hartenstein et al. | Mitigation of shunt in poly-Si/SiOx passivated interdigitated back contact monocrystalline Si solar cells by self-aligned etching between doped fingers | |
| CN116670832A (en) | Backside illuminated sensor with boron layer deposited using plasma atomic layer deposition | |
| Sciuto et al. | Pentacene organic thin-film transistor based on Archimedean interdigitated spiral pattern | |
| Pandey et al. | Pd gate MOS sensor for hydrogen detection | |
| Castillo Machicado | Development of an IBC solar cell architecture for new absobers | |
| US7012013B1 (en) | Dielectric pattern formation for organic electronic devices | |
| Roy et al. | Non-contact characterization of ultrathin dielectrics for the gigabit era | |
| Currie | Characterization of gate oxides and microwave resonators for silicon spin qubit devices | |
| Hirvenoja | Silicon PIN-diodes with gate induced passivation: fabrication and characterisation | |
| Spisni | Radiation-sensitive OXide semiconductor Field Effect Transistor (ROXFET): a novel thin-film device for real-time and remote ionizing radiation detection | |
| Belete | Two dimensional materials-based vertical heterojunction devices for electronics, optoelectronics and neuromorphic applications | |
| Obeid | Second-harmonic generation for characterization of interface electric fields in dielectric-semiconductor stacks | |
| Solfronk | Fabrication and evaluation of different passivation layers for the germanium-insulator interface using plasma enhanced ALD | |
| Aizpurua Iraola | Design and fabrication of a single electron transistor (SET) | |
| Khorasani | Carrier lifetime measurement for characterization of ultraclean thin p/p+ silicon epitaxial layers | |
| Ditizio | An examination of the electrical and structural damage produced by magnetically enhanced reactive ion etching of polycrystalline silicon and silicon dioxide |