[go: up one dir, main page]

Tien et al., 1998 - Google Patents

Integrating logic retiming and register placement

Tien et al., 1998

View PDF
Document ID
1082558780908385325
Author
Tien T
Su H
Tsay Y
Chou Y
Lin Y
Publication year
Publication venue
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design

External Links

Snippet

Retiming relocates registers in a circuit to shorten the clock cycle time. h deep subrnicron era, conventional pre-layout retiming cannot work properly because of dominant interconnection delay that is not avtiable before layout.~-though some retiming algorithms …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Sapatnekar Timing
US6782511B1 (en) Behavioral-synthesis electronic design automation tool business-to-business application service provider
JP3331968B2 (en) Register transfer level power consumption optimization circuit, method and recording medium with emphasis on glitch analysis and reduction
US5883808A (en) Logic circuit optimization apparatus and its method
JP2609799B2 (en) Sequential circuit redesign method
Singh et al. Integrated retiming and placement for field programmable gate arrays
US6940293B2 (en) Modeling miller effect in static timing analysis
Maheshwari et al. Efficient retiming of large circuits
US6920625B2 (en) Method and apparatus for optimum transparent latch placement in a macro design
JPH06243195A (en) Method for removing retiming fault of synchronous sequential circuit
US6907590B1 (en) Integrated circuit design system and method for reducing and avoiding crosstalk
Abbas et al. Latency insensitive design styles for FPGAs
Tien et al. Integrating logic retiming and register placement
US7930668B1 (en) Placement and routing using inhibited overlap of expanded areas
JP2601168B2 (en) Method of retiming and redesigning sequential circuit
JP2002245109A (en) Semiconductor integrated circuit design method and design system
Manne et al. Computing the maximum power cycles of a sequential circuit
WO2015075805A1 (en) Source code division method and lsi implementation device
JPH10134091A (en) Method for generating optimized circuit by logical emulation
EP1248989A2 (en) Behavioral-synthesis electronic design automation tool and business-to-business application service provider
Seiculescu et al. A method to remove deadlocks in networks-on-chips with wormhole flow control
Crenshaw et al. An incremental floorplanner
US7302657B2 (en) Optimization of the design of a synchronous digital circuit
Soyata et al. Monotonicity constraints on path delays for efficient retiming with localized clock skew and variable register delay
Albrecht et al. On the skew-bounded minimum-buffer routing tree problem