[go: up one dir, main page]

Bhavani et al., 2025 - Google Patents

INTEGRATION OF ETHERNET WITH A2O CORE OPENPOWER PROCESSOR USING AXI INTERFACE

Bhavani et al., 2025

View PDF
Document ID
11495223975557001456
Author
Bhavani M
Vengamuni B
Babu M
Publication year
Publication venue
Authorea Preprints

External Links

Snippet

Integration of Ethernet Intellectual Property (IP) with the A2O OpenPOWER processor using the AXI protocol enhances communication capabilities in open-source Systemon-Chip (SoC) architectures. The A2O is a 64-bit, in-order core based on the OpenPOWER ISA …
Continue reading at www.techrxiv.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Programme control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3632—Software debugging of specific synchronisation aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
CN110213143B (en) 1553B bus IP core and monitoring system
US8793095B2 (en) Functional fabric-based test controller for functional and structural test and debug
US6457152B1 (en) Device and method for testing a device through resolution of data into atomic operations
US8522189B2 (en) Functional fabric based test access mechanism for SoCs
US20120233514A1 (en) Functional fabric based test wrapper for circuit testing of ip blocks
US11392533B1 (en) Systems and methods for high-speed data transfer to multiple client devices over a communication interface
CN116090378B (en) PCIe to RapidIO bridge chip verification platform based on UVM
Usama et al. Area-efficient design and UVM based functional verification of APB-UART peripheral
CN117494624A (en) Transaction transactor rapid design method based on universal bus
Slogsnat et al. A versatile, low latency HyperTransport core
Rangeetha et al. Design and Implementation of AHB to APB Bridge and AHB to UART Communication for SoC Integration
Bhavani et al. INTEGRATION OF ETHERNET WITH A2O CORE OPENPOWER PROCESSOR USING AXI INTERFACE
Rohilla et al. Functional Verification of MAC-PHY Layer of PCI Express Gen5. 0 with PIPE Interface using UVM
Dorairaj et al. Open-source AXI4 adapters for chiplet architectures
Prasad et al. Development of VIP for AMBA AXI-4.0 Protocol
Elango et al. Advanced Verification Strategy for AHB-to-APB Bridge with Protocol-Aware Test Bench
Jabade et al. Design of AHB-to-Wishbone Protocol Translator with SystemVerilog Verification for SoC and ASIC
CN115983172B (en) Method and simulation platform for post simulation
Basavaiah et al. A Review on Design and Verification of Programmable UART with AXI
Yang et al. Cocotb-Based Verification of Multi-Protocol Interconnection Network
Ma et al. AXI, APB and AXI NOC model design based on SysmteC
Wang et al. The design of Wishbone-IIC Master Bus Verification Platform Based on UVM
Kumar et al. APB Protocol Verification using UVM Methodology
Srinivasan SystemVerilog Verification of Wishbone-Compliant Serial Peripheral Interface
Sarkar in Electrical Engineering