[go: up one dir, main page]

Heald et al., 2000 - Google Patents

A third-generation SPARC V9 64-b microprocessor

Heald et al., 2000

View PDF
Document ID
11544139065035553447
Author
Heald R
Aingaran K
Amir C
Ang M
Boland M
Dixit P
Gouldsberry G
Greenley D
Grinberg J
Hart J
Horel T
Hsu W
Kaku J
Kim C
Kim S
Klass F
Kwan H
Lauterbach G
Lo R
McIntyre H
Mehta A
Murata D
Nguyen S
Pai Y
Patel S
Shin K
Tam K
Vishwanthaiah S
Wu J
Yee G
You E
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This quad-issue processor achieves 1-GHz operation through improved dynamic circuit techniques in critical paths and a more extensive on-chip memory system which scales in both bandwidth and latency. Critical logic paths use domino, delayed clocked domino, and …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form

Similar Documents

Publication Publication Date Title
Heald et al. A third-generation SPARC V9 64-b microprocessor
Riedlinger et al. A 32 nm, 3.1 billion transistor, 12 wide issue itanium® processor for mission-critical servers
Clark et al. An embedded 32-b microprocessor core for low-power and high-performance applications
Gerosa et al. A 2.2 w, 80 mhz superscalar risc microprocessor
Pham et al. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
Teman et al. Power, area, and performance optimization of standard cell memory arrays through controlled placement
Silberman et al. A 1.0-GHz single-issue 64-bit PowerPC integer processor
Leon et al. A power-efficient high-throughput 32-thread SPARC processor
Meinerzhagen et al. Benchmarking of Standard-Cell Based Memories in the Sub-$ V_ {\rm T} $ Domain in 65-nm CMOS Technology
Vasseghi et al. 200-MHz superscalar RISC microprocessor
Celio et al. Broom: an open-source out-of-order processor with resilient low-voltage operation in 28-nm cmos
US6971038B2 (en) Clock gating of sub-circuits within a processor execution unit responsive to instruction latency counter within processor issue circuit
McIntyre et al. Design of the two-core x86-64 AMD “Bulldozer” module in 32 nm SOI CMOS
Takayanagi et al. A dual-core 64b UltraSPARC microprocessor for dense server applications
Warnock et al. Circuit and physical design implementation of the microprocessor chip for the zEnterprise system
Draper et al. Circuit techniques in a 266-MHz MMX-enabled processor
Hart et al. Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor
Lev et al. A 64-b microprocessor with multimedia support
Teman et al. Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI
Hart et al. A 3.6 GHz 16-core SPARC SoC processor in 28 nm
Konstadinidis et al. Implementation of a third-generation 1.1-GHz 64-bit microprocessor
Zyuban et al. IBM POWER8 circuit design and energy optimization
Allen et al. Custom circuit design as a driver of microprocessor performance
Rusu et al. A 1.5-GHz 130-nm Itanium/sup/spl reg//2 Processor with 6-MB on-die L3 cache
Wijeratne et al. A 9-GHz 65-nm Intel® Pentium 4 processor integer execution unit