[go: up one dir, main page]

Shiue et al., 2004 - Google Patents

Multi-module multi-port memory design for low power embedded systems

Shiue et al., 2004

View HTML
Document ID
11559299347138291571
Author
Shiue W
Chakrabarti C
Publication year
Publication venue
Design Automation for Embedded Systems

External Links

Snippet

In this paper we describe a multi-module, multi-port memory design procedure that satisfies area and/or energy constraints for embedded applications. Our procedure consists of application of loop transformations and reordering of array accesses to reduce the memory …
Continue reading at www.academia.edu (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00—Administration; Management

Similar Documents

Publication Publication Date Title
US7124377B2 (en) Design method for essentially digital systems and components thereof and essentially digital systems made in accordance with the method
Wuytack et al. Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings
Wuytack et al. Memory management for embedded network applications
Shiue et al. Multi-module multi-port memory design for low power embedded systems
Fen et al. Genetic algorithm based mapping and routing approach for network on chip architectures
Soto et al. Memory Allocation Problems in Embedded Systems/Optimization Methods
Saleem et al. A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based Platforms
Catthoor et al. Proposal for unified system design meta flow in task-level and instruction-level design technology research for multi-media applications
JP2008500631A (en) Method and apparatus for allocating data paths
Catthoor et al. System exploration for custom low power data storage and transfer
Atat et al. Register binding for FPGAs with embedded memory
Tarafdar et al. A data-centric approach to high-level synthesis
US7689958B1 (en) Partitioning for a massively parallel simulation system
Diguet et al. Hierarchy exploration in high level memory management
Shiue Memory synthesis for low power ASIC design
Walter et al. The era of many-modules SoC: revisiting the NoC mapping problem
Brockmeyer et al. Low power storage cycle budget distribution tool support for hierarchical graphs
Shiue Low power memory design
Thepayasuwan et al. Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed
Uscumlic et al. Design space exploration with deterministic latency guarantees for crossbar mpsoc architectures
Shiue Low power multiport memories exploration and design
Joo et al. On-chip communication architecture exploration for processor-pool-based MPSoC
Jun et al. Design of on-chip crossbar network topology using chained edge partitioning
Shiue Area-Energy Tradeoffs in Memory Design
Chavet et al. A Methodology for efficient space-time adapter design space exploration: A case study of an ultra wide band interleaver