[go: up one dir, main page]

Kabbani, 2008 - Google Patents

Modeling and optimization of switching power dissipation in static CMOS circuits

Kabbani, 2008

Document ID
11768192040480526613
Author
Kabbani A
Publication year
Publication venue
2008 IEEE Computer Society Annual Symposium on VLSI

External Links

Snippet

This paper introduces a simple and yet accurate closed-form expression to estimate the switching power dissipation of static CMOS gates. The developed model depends on normalizing a gate-switching power to that of the unit standard inverter and it accounts for …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Teodorescu et al. Mitigating parameter variation with dynamic fine-grain body biasing
Park et al. Sleepy stack leakage reduction
Bull et al. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation
Chinnery et al. Linear programming for sizing, vth and vdd assignment
Aloul et al. Robust SAT-based search algorithm for leakage power reduction
EP2548148A2 (en) Modeling of cell delay change for electronic design automation
US20050050495A1 (en) Power estimation based on power characterizations
Tsai et al. Implications of technology scaling on leakage reduction techniques
Augsburger et al. Combining dual-supply, dual-threshold and transistor sizing for power reduction
Mehta et al. Limit study of energy & delay benefits of component-specific routing
US9424381B2 (en) Contributor-based power modeling of microprocessor components
Sengupta et al. Generalized power-delay metrics in deep submicron CMOS designs
US11709983B1 (en) Dynamic voltage drop model for timing analysis
Gummalla et al. An analytical approach to efficient circuit variability analysis in scaled CMOS design
Dhanwada et al. Leakage power contributor modeling
Kabbani Modeling and optimization of switching power dissipation in static CMOS circuits
Stan Low-power CMOS with subvolt supply voltages
Abbas et al. A novel logic level calculation model for leakage currents in digital nano-CMOS circuits
Rosselló et al. A compact gate-level energy and delay model of dynamic CMOS gates
Sylvester et al. Computer-aided design for low-power robust computing in nanoscale CMOS
Yang et al. NBTI and leakage reduction using an integer linear programming approach
Shah et al. Standard cell library optimization for leakage reduction
Nayak et al. Power optimization of delay constrained circuits
Beg Automating the CMOS gate sizing for reduced power/energy
Zhou et al. Design optimization for robustness to single-event upsets