Wei et al., 2000 - Google Patents
A variable-frequency parallel I/O interface with adaptive power-supply regulationWei et al., 2000
View PDF- Document ID
- 11873131278498089799
- Author
- Wei G
- Kim J
- Liu D
- Sidiropoulos S
- Horowitz M
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
This paper presents a low-power high-speed CMOS signaling interface that operates off of an adaptively regulated supply. A feedback loop adjusts the supply voltage on a chain of inverters until the delay through the chain is equal to half of the input period. This voltage is …
- 230000003044 adaptive 0 title description 14
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Wei et al. | A variable-frequency parallel I/O interface with adaptive power-supply regulation | |
| Sidiropoulos et al. | A 700-Mb/s/pin CMOS signaling interface using current integrating receivers | |
| Kim et al. | Adaptive supply serial links with sub-1-V operation and per-pin clock recovery | |
| US8183899B2 (en) | Semiconductor integrated circuit and control method for clock signal synchronization | |
| US10541693B2 (en) | Method and apparatus for source-synchronous signaling | |
| US5610548A (en) | Split drive clock buffer | |
| EP1250638B1 (en) | System and method for compensating for supply voltage induced signal delay mismatches | |
| US8198930B2 (en) | Reducing power-supply-induced jitter in a clock-distribution circuit | |
| Song et al. | A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O transceiver in 65 nm CMOS | |
| KR100343301B1 (en) | frequency-voltage conversion circuit, delay amount judgement circuit, system having frequency-voltage conversion circuit, method of adjusting input/output characterictics of frequency-voltage conversion circuit, and apparatus for automatically adjusting intput/output characteristics of frequency-voltage conversion circuit | |
| US5614845A (en) | Independent clock edge regulation | |
| US5675273A (en) | Clock regulator with precision midcycle edge timing | |
| KR101016555B1 (en) | Duty cycle and phase error correction circuit arrangement and method | |
| Lee et al. | A 16 Gb/s/link, 64 GB/s bidirectional asymmetric memory interface | |
| US20070030044A1 (en) | Supply tracking clock multiplier | |
| Dickson et al. | A 1.4 pJ/bit, power-scalable 16× 12 Gb/s source-synchronous I/O with DFE receiver in 32 nm SOI CMOS technology | |
| KR100400145B1 (en) | Semiconductor device incorporating clock generating circuit | |
| US20070063749A1 (en) | Matched current delay cell and delay locked loop | |
| US7135896B2 (en) | Output buffer circuit and semiconductor integrated circuit | |
| Dazzi et al. | Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes | |
| US20090248945A1 (en) | Noise reducing methods and circuits | |
| US6661271B1 (en) | Multi-phase edge rate control for SCSI LVD | |
| US8179208B2 (en) | Interconnect for surfing circuits | |
| US10454463B1 (en) | Adaptable quantizers having dedicated supply voltage for tail device drivers | |
| Wei | Energy-efficient I/O interface design with adaptive power-supply regulation |