[go: up one dir, main page]

Ting et al., 2022 - Google Patents

A novel method combining laser ablation and chemical etch to expose packaged silicon backside for electrical fault isolation

Ting et al., 2022

Document ID
12357306349123268719
Author
Ting S
Tan P
SeungJe M
Alag J
Pan Y
Hnin H
Yu T
Kang K
Quah A
Chen C
Publication year
Publication venue
2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)

External Links

Snippet

The evolution of packaging requirements and innovations drives the constant need for improvement in package level failure analysis. For silicon backside dynamic electrical fault isolation, partial decapsulation is done to remove signal blocking materials and assess the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/24—Optical enhancement of defects or not directly visible states, e.g. selective electrolytic deposition, bubbles in liquids, light emission, colour change
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]

Similar Documents

Publication Publication Date Title
US5424254A (en) Process for recovering bare semiconductor chips from plastic packaged modules by thermal shock
US6395580B1 (en) Backside failure analysis for BGA package
JP2002040095A (en) Semiconductor device and mounting method thereof
CN111123075B (en) Failure analysis method of packaged device
CN102479733A (en) Mechanical strength test apparatus, method of manufacturing semiconductor device, and method of testing semiconductor device
Ting et al. A novel method combining laser ablation and chemical etch to expose packaged silicon backside for electrical fault isolation
US6358852B1 (en) Decapsulation techniques for multi-chip (MCP) devices
Ng et al. Copper wirebond package decapsulation technique using mixed acid chemistry
US6342398B1 (en) Method of backside emission analysis for BGA packaged IC's
Kerisit et al. Comparative study on decapsulation for copper and silver wire-bonded devices
US7112981B1 (en) Method of debugging a 3D packaged IC
US20020089066A1 (en) Method and system for decapsulating a multi-chip package
Tang et al. Unique failure analysis capabilities enabled by the MIP decapsulation technique
Tang et al. Microwave Induced Plasma decapsulation of thermally stressed multi-tier copper wire bonded IC packages
Saputil Decapsulating Small Outline Transistor Packaged Devices Using Acrylic Molding Technique
Liew et al. Optimization of Microwave Induced Plasma Etching Process for Decapsulation of Multi-Tier PCC Wire-Bonded Semiconductor Devices
Colpaert et al. Fast and effective sample preparation technique for backside fault isolation on GaN packaged devices
JP2006196592A (en) Inspection method for resin-encapsulated semiconductor device
Hoon et al. Sample Preparation on Backside Mechanical Decapsulation Methodology for Effective Failure Analysis on Non-Exposed Die Pad Package
Li Failure Analysis Challenges for Chip Scale Packages
Colpaert et al. A novel sample preparation method for frontside inspection of GaN devices after backside analysis
Bailon-Somintac et al. Effective Package FA procedures on Flip Chip Ball Grid Array (FCBGA) Package with Copper Pillar (CuP) bumps
Hunt et al. Methods to Enable Fault Isolation on 2.5 D Molded Interposer Packages
Budiana et al. Study of decapsulation on ic with temperature and volume h2so4 variation
Liao et al. Etch characterization of packaged IC samples in an RIE with endpoint detection by ICP source for failure analysis applications