[go: up one dir, main page]

El-Moselhy et al., 2008 - Google Patents

Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters

El-Moselhy et al., 2008

Document ID
12807841705171995260
Author
El-Moselhy T
Elfadel I
Widiger D
Publication year
Publication venue
Proceedings of the 45th annual Design Automation Conference

External Links

Snippet

Recent CAD methodologies of Design-for-Manufacturability (DFM) have naturally led to a significant increase in the number of process and layout parameters that have to be taken into account in design-rule checking. Methodological consistency requires that a similar …
Continue reading at dl.acm.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/62—Methods or arrangements for recognition using electronic means
    • G06K9/6267—Classification techniques
    • G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches

Similar Documents

Publication Publication Date Title
US9904743B2 (en) Method for analyzing interconnect process variation
US20080052654A1 (en) Methods and apparatuses for transient analyses of circuits
US20100332202A1 (en) Parallel simulation of general electrical and mixed-domain circuits
Zhou et al. GridNet: Fast data-driven EM-induced IR drop prediction and localized fixing for on-chip power grid networks
US7703057B2 (en) Systems and methods to determine ground capacitances of non-floating nets
Zhai et al. The 2‐D boundary element techniques for capacitance extraction of nanometer VLSI interconnects
El-Moselhy et al. Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters
Beattie et al. Error bounds for capacitance extraction via window techniques
CN112513861B (en) Method and system for hierarchical circuit simulation using parallel processing
Zhang et al. An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation
TWI730409B (en) Computer-implemented method, integrated circuit design tool, and computer program product for elmore delay time (edt)-based resistance model
Gala et al. Inductance model and analysis methodology for high-speed on-chip interconnect
Qu et al. Finite-element computation of sensitivities of interconnect parasitic capacitances to the process variation in VLSI
Zhou et al. Fast capacitance extraction in multilayer, conformal and embedded dielectric using hybrid boundary element method
EP1168191B1 (en) A method and apparatus for simulating electromagnetic fields
Van der Meijs et al. Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits
Yu et al. Fast analysis of a large-scale inductive interconnect by block-structure-preserved macromodeling
Silva et al. Efficient representation and analysis of power grids
Chen et al. SuPREME: Substrate and power-delivery reluctance-enhanced macromodel evaluation
Yang et al. A virtual 3-D fast extractor for interconnect capacitance of multiple dielectrics
Huang et al. Improving the accuracy of on-chip parasitic extraction
Zheng et al. Electrical modeling of integrated-package power and ground distributions
Kao et al. Layout Extraction
Wang et al. Decoupling capacitance efficient placement for reducing transient power supply noise
Feldmann et al. Efficient techniques for modeling chip-level interconnect, substrate and package parasitics