[go: up one dir, main page]

Nurani et al., 1998 - Google Patents

In-line yield prediction methodologies using patterned wafer inspection information

Nurani et al., 1998

View PDF
Document ID
13128307374552037291
Author
Nurani R
Strojwas A
Maly W
Ouyang C
Shindo W
Akella R
McIntyre M
Derrett J
Publication year
Publication venue
IEEE Transactions on Semiconductor Manufacturing

External Links

Snippet

Due to the advances in in-line inspection technology it is now possible to obtain an early in- line prediction of yield. This paper introduces and compares two new in-line yield prediction methodologies:(1) multilayer critical area method and (2) defect-type-size kill-ratio method …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00—Administration; Management
    • G06Q10/06—Resources, workflows, human or project management, e.g. organising, planning, scheduling or allocating time, human or machine resources; Enterprise planning; Organisational models
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof

Similar Documents

Publication Publication Date Title
Nurani et al. In-line yield prediction methodologies using patterned wafer inspection information
Kuo et al. Reliability, yield, and stress burn-in: a unified approach for microelectronics systems manufacturing & software development
Kuo et al. An overview of manufacturing yield and reliability modeling for semiconductor products
Nurani et al. In-line defect sampling methodology in yield management: An integrated framework
US6324481B1 (en) Method for the calculation of wafer probe yield limits from in-line defect monitor data
US8682466B2 (en) Automatic virtual metrology for semiconductor wafer result prediction
Zorich Handbook of Quality Integrated Circuit Manufacturing
US8082055B2 (en) Method for a bin ratio forecast at new tape out stage
Stapper et al. Evolution and accomplishments of VLSI yield management at IBM
US7760930B2 (en) Translation engine of defect pattern recognition
Weber et al. An integrated framework for yield management and defect/fault reduction
Allan et al. Efficient extra material critical area algorithms
McDonald New tools for yield improvement in integrated circuit manufacturing: can they be applied to reliability?
Shindo et al. Effective excursion detection by defect type grouping in in-line inspection and classification
Nurani et al. Development of an optimal sampling strategy for wafer inspection
Allan Yield prediction by sampling IC layout
US6284553B1 (en) Location dependent automatic defect classification
Nag et al. Simulation of yield/cost learning curves with Y4
Parks et al. The nature of defect size distributions in semiconductor processes
Shindo et al. Effects of defect propagation/growth on in-line defect-based yield prediction
Sangepu Part Selection and Management Based on Reliability Assessment for Die-Level Failure Mechanisms
US20060230371A1 (en) Alternative methodology for defect simulation and system
Maly et al. Design-manufacturing interface. I. Vision [VLSI]
Park Statistical design of experiments and analysis on gate poly-silicon critical dimension
Price et al. Application of Inline Defect Part Average Testing (I-PAT) to Reduce Latent Reliability Defect Escapes