[go: up one dir, main page]

Chernov et al., 2014 - Google Patents

Basic concept of linear synthesis of multi-valued digital structures in linear spaces

Chernov et al., 2014

Document ID
13581906872083566858
Author
Chernov N
Yugai V
Prokopenko N
Butyrlagin N
Publication year
Publication venue
Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)

External Links

Snippet

Basic concept of linear synthesis of multi-valued digital structures in linear spaces Page 1 Basic Concept of Linear Synthesis of Multi-Valued Digital Structures in Linear Spaces NI Chernov 1, V.Ya. Yugai 1, NN Prokopenko 2, NV Butyrlagin 2 1 Southern Federal University, Taganrog …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Chernov et al. Basic concept of linear synthesis of multi-valued digital structures in linear spaces
Najafi et al. Low-cost sorting network circuits using unary processing
Hardy et al. Classical and quantum computing: with C++ and Java simulations
Bennett On the nature and origin of complexity in discrete, homogeneous, locally-interacting systems
Babu et al. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder
Yanko et al. Algorithms of data processing in the residual classes system
Jia et al. Spintronics based stochastic computing for efficient Bayesian inference system
He et al. A power and area optimization approach of mixed polarity Reed-Muller expression for incompletely specified Boolean functions
Thoidis et al. The circuit design of multiple-valued logic voltage-mode adders
Cheushev et al. Functional entropy and decision trees
Chowdhury et al. Emulating quantum circuits with generalized Ising machines
Druzeta et al. Application of multithreshold elements in the realization of many-valued logic networks
Prokopenko et al. The element base of the multivalued threshold logic for the automation and control digital devices
Joy et al. Implementation of a FIR filter model using reversible Fredkin Gate
Aygun et al. Efficient and robust bitstream processing in binarised neural networks
Majumder et al. Investigation on Quine McCluskey method: A decimal manipulation based novel approach for the minimization of Boolean function
Sultana et al. Reversible implementation of square-root circuit
Liu et al. Diff-PIC: Revolutionizing Particle-In-Cell Nuclear Fusion Simulation with Diffusion Models
Jegier et al. An approach to constructing reversible multi-qubit benchmarks with provably minimal implementations
Nobari et al. A fast approach for deep neural network implementation on FPGA
Shimada et al. Calculation Behavior of 2D Ising Spin Computing with Different Spin Decision Logics
Divya et al. Design and Implemetation of Combinational Logic Circuits using Open Source Tool
Zhang et al. A CMOS Compatible Bistable Resistively-coupled Ising Machine-BRIM
Christiani et al. Towards a scalable neuromorphic hardware for classification and prediction with stochastic no-prop algorithms
Kaur et al. Synthesis and designing of reversible adder/subtracter circuits