Fan et al., 2025 - Google Patents
Co-ViSu: Accelerating Video Super-Resolution With Codec Information ReuseFan et al., 2025
- Document ID
- 13596244142202908408
- Author
- Fan H
- Sun Q
- Wu J
- Lu W
- Li X
- Yan G
- Publication year
- Publication venue
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
External Links
Snippet
High-resolution (HR) videos have gained popularity with the widespread adoption of high- definition displays. Super-resolution (SR) techniques aim to recover HR frames from low- resolution (LR) frames. While deep neural network (DNN)-based SR methods have …
- 238000004422 calculation algorithm 0 abstract description 72
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/43—Hardware specially adapted for motion estimation or compensation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/436—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation using parallelised computational arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/46—Embedding additional information in the video signal during the compression process
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/30—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using hierarchical techniques, e.g. scalability
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8116379B2 (en) | Method and apparatus for parallel processing of in-loop deblocking filter for H.264 video compression standard | |
| US20210377552A1 (en) | Bandwidth saving architecture for scalable video coding | |
| Cheung et al. | Video coding on multicore graphics processors | |
| US8218640B2 (en) | Picture decoding using same-picture reference for pixel reconstruction | |
| JP5782522B2 (en) | Video encoding method and apparatus | |
| US8218641B2 (en) | Picture encoding using same-picture reference for pixel reconstruction | |
| US7953284B2 (en) | Selective information handling for video processing | |
| US20080063080A1 (en) | Hierarchical Motion Estimation Using Original Frame for Sub-Sampled Reference | |
| CN107277505B (en) | AVS-2 Video Decoder Device Based on Software and Hardware Partitioning | |
| Hu et al. | Fvc: An end-to-end framework towards deep video compression in feature space | |
| CN101729893B (en) | MPEG multi-format compatible decoding method based on software and hardware coprocessing and device thereof | |
| US8503534B2 (en) | Multi-bus architecture for a video codec | |
| US11127114B2 (en) | Apparatus and method for efficient motion estimation | |
| Fan et al. | Co-ViSu: a Video Super-Resolution Accelerator Exploiting Codec Information Reuse | |
| Wang et al. | Video compression at extremely low bit rates | |
| Fan et al. | Co-ViSu: Accelerating Video Super-Resolution With Codec Information Reuse | |
| Li et al. | Implementation of H. 264 encoder on general-purpose processors with hyper-threading technology | |
| Fan et al. | Co-via: A video frame interpolation accelerator exploiting codec information reuse | |
| Wang et al. | High definition IEEE AVS decoder on ARM NEON platform | |
| Pinto et al. | Hiveflex-video vsp1: Video signal processing architecture for video coding and post-processing | |
| Garcia et al. | Low-Power Inverse Multiple Transform Hardware Design for 8K@ 60fps Real-Time VVC Decoding | |
| Kanimozhi et al. | Efficient Lossless Compression Using H. 264/AVC Intra Coding and PWSIP Prediction | |
| Feng et al. | HW/SW co-design and implementation of multi-standard video decoding | |
| MuraliKrishnan et al. | FPGA Based Symmetric Multi-core Processors for Optimized Performance of H. 264 Encoder | |
| CN105744269A (en) | Down sampling and subpixel motion estimation based transcoding method |