[go: up one dir, main page]

Sankarasubramanian et al., 2017 - Google Patents

High-temperature interfacial adhesion strength measurement in electronic packaging using the double cantilever beam method

Sankarasubramanian et al., 2017

View HTML
Document ID
13750597678721289149
Author
Sankarasubramanian S
Cruz J
Yazzie K
Sundar V
Subramanian V
Alazar T
Yagnamurthy S
Cetegen E
McCoy D
Malatkar P
Publication year
Publication venue
Journal of Electronic Packaging

External Links

Snippet

A typical flip-chip microelectronic package assembly consists of a silicon die attached to a substrate through copper-solder interconnects with a capillary underfill (CUF) in between the interconnects that provide mechanical rigidity. As shown in Fig. 1, there are many interfaces …
Continue reading at www.academia.edu (HTML) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L2021/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
    • H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
    • H01L2021/60097—Applying energy, e.g. for the soldering or alloying process
    • H01L2021/60172—Applying energy, e.g. for the soldering or alloying process using static pressure
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected

Similar Documents

Publication Publication Date Title
Subramanian et al. Mechanical characterization of thermal interface materials and its challenges
Sankarasubramanian et al. High-temperature interfacial adhesion strength measurement in electronic packaging using the double cantilever beam method
Lau et al. Solder joint reliability of wafer level chip scale packages (WLCSP): A time-temperature-dependent creep analysis
Zhao et al. Reliability modeling of lead-free solder joints in wafer-level chip scale packages
Kwon et al. Thermal cycling reliability and delamination of anisotropic conductive adhesives flip chip on organic substrates with emphasis on the thermal deformation
Michaelides et al. Effect of material and geometry parameters on the thermo-mechanical reliability of flip-chip assemblies
Qiu et al. Fabrication and reliability assessment of Cu pillar microbumps with printed polymer cores
Schlottig et al. Lid-integral cold-plate topology: Integration, performance, and reliability
Shih et al. Effects of thermal-moisture coupled field on delamination behavior of electronic packaging
Basaran et al. Mesh sensitivity and FEA for multi-layered electronic packaging
Montazeri et al. Accelerated solder interconnect testing under electromigratory and mechanical strain conditions
Sinha et al. A systematic exploration of the failure mechanisms in underfilled flip-chip packages
Park et al. Validation of the critical strain-based methodology for evaluating the mechanical safety of ball grid array solder joints in a launch random vibration environment
Tsukada et al. Fatigue life analysis of solder joints in flip chip bonding
Roberts et al. Characterization of compressive die stresses in CBGA microprocessor packaging due to component assembly and heat sink clamping
Tanaka et al. A highly reliable design for a nonmetallurgical contact-joint structure consisting of an adhesive film
Cai et al. A Comprehensive Study on Characterization of Residual Stress of Build-Up Layer and Prediction of Chip Warpage
Wen et al. Thermomechanical stress analysis of multi-layered electronic packaging
Lin et al. Failure analysis of full delamination on the stacked die leaded packages
Obaid et al. Test Method Development to Quantify the In Situ Elastic and Plastic Behavior of 62% Sn–36% Pb–2% Ag Solder Ball Arrays in Commercial Area Array Packages at− 40° C, 23° C, and 125° C
Misrak et al. Viscoelastic Influence on the Board Level Assessment of Wafer Level Packages Under Drop Impact and Under Thermal Cycling
Auersperg et al. Delamination risk evaluation for plastic packages based on mixed mode fracture mechanics approaches
Mahalingam et al. Experimental characterization of monotonic and fatigue delamination of novel underfill materials
Lu et al. Experimental/numerical analysis of thermally induced warpage of ultrathin chip-on-flex (UTCOF) interconnects
Ashraf Khan et al. Thermal cycling study of Quilt Packaging