[go: up one dir, main page]

Podpod et al., 2016 - Google Patents

Investigation of advanced dicing technologies for ultra low-k and 3D integration

Podpod et al., 2016

View PDF
Document ID
14237527013699625513
Author
Podpod A
Inoue F
De Wolf I
Gonzalez M
Rebibis M
Miller R
Beyne E
Publication year
Publication venue
2016 IEEE 66th Electronic Components and Technology Conference (ECTC)

External Links

Snippet

The introduction and use of ultra low-k dielectric materials in an attempt to achieve better die performance brought new challenges to the wafer singulation/dicing process. Ultra low-k dielectric materials can easily get damaged during conventional blade dicing due to their …
Continue reading at lirias.kuleuven.be (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10—Measuring as part of the manufacturing process
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body

Similar Documents

Publication Publication Date Title
Podpod et al. Investigation of advanced dicing technologies for ultra low-k and 3D integration
US9202711B2 (en) Semiconductor-on-insulator wafer manufacturing method for reducing light point defects and surface roughness
US10155369B2 (en) Wafer debonding system and method
Peng et al. Advances in sicn-sicn bonding with high accuracy wafer-to-wafer (w2w) stacking technology
De Wolf et al. Process‐induced mechanical stress in isolation structures studied by micro‐Raman spectroscopy
CN114678344B (en) Package glass substrate for semiconductor, semiconductor package substrate, and semiconductor device
Teh et al. Multi-strata stealth dicing before grinding for singulation-defects elimination and die strength enhancement: experiment and simulation
Civale et al. Enhanced barrier seed metallization for integration of high-density high aspect-ratio copper-filled 3D through-silicon via interconnects
US20060014330A1 (en) Method for manufacturing soi wafer
Ji et al. Wafer level high density hybrid bonding for high performance computing
Wang et al. Void-free room-temperature silicon wafer direct bonding using sequential plasma activation
Shorey et al. Glass substrates for carrier and interposer applications and associated metrology solutions
Fuegl et al. Analytical stress characterization after different chip separation methods
Chen et al. Detection of bonding voids for 3D integration
Tadepalli et al. Mixed-mode interface toughness of wafer-level Cu–Cu bonds using asymmetric chevron test
Michaud et al. Elaboration and characterization of a 200 mm stretchable and flexible ultra-thin semi-conductor film
Korobova et al. Formation of SiO2 dendritic structures during annealing of silicon on insulator wafers
Teh et al. Multistrata subsurface laser-modified microstructure with backgrind-assisted controlled fracture for defect-free ultrathin die fabrication
Kwon et al. Evaluation of BCB bonded and thinned wafer stacks for three-dimensional integration
Michaud et al. Inline Bondwave Monitoring for Direct Bonding, Process Optimization and Impact on Post-Bond Distortion
Halder et al. Metrology and inspection challenges for manufacturing 3D stacked IC's
US20140346639A1 (en) Process for manufacturing a semiconductor substrate, and semiconductor substrate obtained
JP2009156599A (en) Sample preparing method and sample preparation apparatus
CN107039235A (en) Driving chip with low warping degree and manufacturing method thereof
Dragoi et al. Low temperature fusion wafer bonding quality investigation for failure mode analysis