[go: up one dir, main page]

Lu et al., 2024 - Google Patents

A Novel Delay-Aware Packing Algorithm for FPGA Architecture Using RFET

Lu et al., 2024

View PDF
Document ID
14458569999178039818
Author
Lu S
Shang L
Jung S
Zhang Y
Pan C
Publication year
Publication venue
2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)

External Links

Snippet

Reconfigurable devices are gaining increasing attention as a viable alternative and supplementary solution to traditional CMOS technology. In this paper, we develop a more efficient 2-input look-up table (LUT) based on the reconfigurable field-effect transistors …
Continue reading at par.nsf.gov (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Similar Documents

Publication Publication Date Title
Rai et al. Designing efficient circuits based on runtime-reconfigurable field-effect transistors
Lajevardi Design of a 3-Dimension FPGA
US8595671B2 (en) Low-power FPGA circuits and methods
George Low-energy field-programmable gate array
Datta et al. Modeling and circuit synthesis for independently controlled double gate FinFET devices
US9099195B2 (en) Hybrid nanotube/CMOS dynamically reconfigurable architecture and system therefore
Patel et al. An architectural exploration of via patterned gate arrays
Tong et al. Regular logic fabrics for a via patterned gate array (VPGA)
Rai et al. A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs
Burd Low-power CMOS library design methodology
Yazdanshenas et al. Automatic circuit design and modelling for heterogeneous FPGAs
Gauchi et al. An open-source three-independent-gate fet standard cell library for mixed logic synthesis
Aslam et al. Exploring the effect of LUT size on the area and power consumption of a novel memristor-transistor hybrid FPGA architecture
Lu et al. A Novel Delay-Aware Packing Algorithm for FPGA Architecture Using RFET
Lin et al. A low-power field-programmable gate array routing fabric
Chiasson Optimization and modeling of FPGA circuitry in advanced process technology
Li et al. Standard cell like via-configurable logic block for structured ASICs
Allam New methodologies for low-power high-performance digital VLSI design
Mehri et al. Analytical performance model for FPGA-based reconfigurable computing
Jabeur et al. Ambipolar double-gate FET binary-decision-diagram (Am-BDD) for reconfigurable logic cells
Lu et al. Emerging Reconfigurable Logic Device Based FPGA Design and Optimization
Krinke et al. Exploring physical synthesis for circuits based on emerging reconfigurable nanotechnologies
Chtourou et al. Improvement of cluster-based Mesh FPGA architecture using novel hierarchical interconnect topology and long routing wires
Waqar et al. Monolithic 3D fpgas utilizing back-end-of-line configuration memories
Bosio et al. Emerging technologies: Challenges and opportunities for logic synthesis