[go: up one dir, main page]

Deb, 2019 - Google Patents

Efficient circuit-designs using spintronic devices

Deb, 2019

View PDF
Document ID
14838626916948193767
Author
Deb S
Publication year

External Links

Snippet

The last 50 years of Moore's Law have witnessed a continuous shrinkage of CMOS technology node in the sub-micron range. While this has facilitated more and more transistors to be accommodated in the same silicon area, thereby increasing the …
Continue reading at dr.ntu.edu.sg (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell

Similar Documents

Publication Publication Date Title
Mizrahi et al. Neural-like computing with populations of superparamagnetic basis functions
Sengupta et al. Encoding neural and synaptic functionalities in electron spin: A pathway to efficient neuromorphic computing
Angizi et al. Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption
Laguna et al. Ferroelectric FET based in-memory computing for few-shot learning
He et al. Exploring a SOT-MRAM based in-memory computing for data processing
Reis et al. A computing-in-memory engine for searching on homomorphically encrypted data
Wang et al. Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing
Wang et al. Noise resilient leaky integrate-and-fire neurons based on multi-domain spintronic devices
Pagliarini et al. A probabilistic synapse with strained MTJs for spiking neural networks
Parveen et al. IMCS2: Novel device-to-architecture co-design for low-power in-memory computing platform using coterminous spin switch
Bai et al. Clockless spintronic logic: A robust and ultra-low power computing paradigm
Mondal et al. Power optimizations in MTJ-based neural networks through stochastic computing
Pan et al. An STT-MRAM based reconfigurable computing-in-memory architecture for general purpose computing
Yu et al. Non-volatile in-memory computing by spintronics
Deb Efficient circuit-designs using spintronic devices
Motaman et al. Novel application of spintronics in computing, sensing, storage and cybersecurity
Ender et al. Advances in modeling emerging magnetoresistive random access memories: from finite element methods to machine learning approaches
Pajouhi Energy efficient neuromorphic processing using spintronic memristive device with dedicated synaptic and neuron terminology
Sakellariou et al. MRAM-based in-memory computing
Deb et al. Domain wall motion-based dual-threshold activation unit for low-power classification of non-linearly separable functions
Lee Integration of Voltage-Controlled Spintronic Devices in CMOS Circuits
Hossain Adaptive Beyond Von-Neumann Computing Devices and Reconfigurable Architectures for Edge Computing Applications
Jaiswal Exploiting Voltage Driven Switching of Ferromagnets for Novel Spin Based Devices and Circuits
Fan Boolean and brain-inspired computing using spin-transfer torque devices
Zabihi Efficient and Reliable In-Memory Computing Systems Using Emerging Technologies: From Device to Algorithm