Schemmel et al., 2010 - Google Patents
A wafer-scale neuromorphic hardware system for large-scale neural modelingSchemmel et al., 2010
View PDF- Document ID
- 14986175019386425576
- Author
- Schemmel J
- Brüderle D
- Grübl A
- Hock M
- Meier K
- Millner S
- Publication year
- Publication venue
- 2010 ieee international symposium on circuits and systems (iscas)
External Links
Snippet
Modeling neural tissue is an important tool to investigate biological neural networks. Until recently, most of this modeling has been done using numerical methods. In the European research project" FACETS" this computational approach is complemented by different kinds …
- 230000001537 neural 0 title abstract description 23
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Schemmel et al. | A wafer-scale neuromorphic hardware system for large-scale neural modeling | |
| Yang et al. | Neuromorphic context-dependent learning framework with fault-tolerant spike routing | |
| US11055609B2 (en) | Single router shared by a plurality of chip structures | |
| US11232345B2 (en) | Producing spike-timing dependent plasticity in a neuromorphic network utilizing phase change synaptic devices | |
| Aamir et al. | An accelerated LIF neuronal network array for a large-scale mixed-signal neuromorphic architecture | |
| Schemmel et al. | Implementing synaptic plasticity in a VLSI spiking neural network model | |
| US10095718B2 (en) | Method and apparatus for constructing a dynamic adaptive neural network array (DANNA) | |
| US9342780B2 (en) | Systems and methods for modeling binary synapses | |
| TWI509538B (en) | Compact cognitive synaptic computing circuits | |
| JP2021507349A (en) | A method for storing weights in a crosspoint device of a resistance processing unit array, its crosspoint device, a crosspoint array for performing a neural network, its system, and a method for performing a neural network. Method | |
| US20140032464A1 (en) | Multi-compartment neurons with neural cores | |
| US20240005162A1 (en) | Error-triggered learning of multi-layer memristive spiking neural networks | |
| Rast et al. | A location-independent direct link neuromorphic interface | |
| Mueller et al. | Design and fabrication of VLSI components for a general purpose analog neural computer | |
| Kawasetsu et al. | A hardware system for emulating the early vision utilizing a silicon retina and SpiNNaker chips | |
| Millner et al. | Towards biologically realistic multi-compartment neuron model emulation in analog VLSI. | |
| Murugan et al. | Design and implementation of multilayer perceptron with on-chip learning in virtex-e | |
| Zins et al. | Implementation of Associative Memory Learning in Mobile Robots Using Neuromorphic Computing | |
| Upegui et al. | A hardware implementation of a network of functional spiking neurons with hebbian learning | |
| Mayr et al. | Mapping complex, large-scale spiking networks on neural VLSI | |
| Müller | Modeling and verification for a scalable neuromorphic substrate | |
| Dowrick et al. | Fan-in analysis of a leaky integrator circuit using charge transfer synapses | |
| James | Introductory Chapter: Challenges | |
| Richert et al. | An emulator for biologically-inspired neural networks | |
| Liu et al. | DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor |