[go: up one dir, main page]

Di Pirro et al., 1996 - Google Patents

THE DA0NE TIMING SYSTEM

Di Pirro et al., 1996

View PDF
Document ID
14993374349756776970
Author
Di Pirro A
Ghigo A
Sannibale F
Serio M
Publication year
Publication venue
DAONE Machine Project

External Links

Snippet

DA0NE is a 0-factory, presently under construction at INFN-LNF in Frascati. The electron/positron injection in the two main rings is performed through a Linac and an intermediate damping accumulator ring. The DA0NE Timing System has been developed in …
Continue reading at www.osti.gov (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G01R31/2836—Fault-finding or characterising
    • G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop

Similar Documents

Publication Publication Date Title
US7362089B2 (en) Carrier module for adapting non-standard instrument cards to test systems
CA2017579C (en) Communication circuit fault detector
US9264049B2 (en) Synchronous on-chip clock controllers
US6556505B1 (en) Clock phase adjustment method, and integrated circuit and design method therefor
US7036095B2 (en) Clock generation system for a prototyping apparatus
US20070198882A1 (en) Method and circuit for lssd testing
US6941400B2 (en) Modular data acquisition system
WO1997025797A1 (en) Signal distribution system
US20150288373A1 (en) Apparatus and method for source synchronous testing of signal coverters
WO2007015580A1 (en) Circuit card synchronization within a standardized test instrumentation chassis
US7061286B2 (en) Synchronization between low frequency and high frequency digital signals
US6976183B2 (en) Clock architecture for a frequency-based tester
Di Pirro et al. THE DA0NE TIMING SYSTEM
Czuba et al. RF backplane for MTCA. 4-Based LLRF control system
Drago et al. The DAΦ NE Timing System
US11408927B2 (en) Functional testing with inline parametric testing
KR100492231B1 (en) Pulse generation on the analog channel of an automatic tester (ATE) tester
CN116050526B (en) Quantum measurement and control system and quantum computer
KR100714482B1 (en) Semiconductor device, test board, test system of semiconductor device and test method of semiconductor device
KR20070018078A (en) Carrier module adapts nonstandard instrument card to test system
Włostowski et al. White Rabbit and MTCA. 4 use in the LLRF upgrade for CERN’s SPS
Yang et al. High-precision channel synchronization design of PXIe digital integrated circuit test system
US20250199563A1 (en) Multiple endpoint fine synchronization of arbitrary clock domains
Kamber Proposal for a computer compatible ejection timing system with possible further application in the PS
JP3913231B2 (en) Device for supplying multiple clocks