[go: up one dir, main page]

Shinozuka et al., 2013 - Google Patents

Reducing IR drop in 3D integration to less than 1/4 using buck converter on top die (BCT) scheme

Shinozuka et al., 2013

View PDF
Document ID
15073671160369526521
Author
Shinozuka Y
Fuketa H
Ishida K
Furuta F
Osada K
Takeda K
Takamiya M
Sakurai T
Publication year
Publication venue
International Symposium on Quality Electronic Design (ISQED)

External Links

Snippet

This paper proposes a method to reduce the supply voltage IR drop of 3D stacked-die systems by implementing an on-chip Buck Converter on Top die (BCT) scheme. The IR drop is caused by the parasitic resistance of Through Silicon Vias (TSV's) used in the 3D …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor

Similar Documents

Publication Publication Date Title
US11244938B2 (en) Electronic device package
US9941788B2 (en) Three-D power converter in three distinct strata
Andersen et al. A 10 W on-chip switched capacitor voltage regulator with feedforward regulation capability for granular microprocessor power delivery
Onizuka et al. Stacked-chip implementation of on-chip buck converter for distributed power supply system in SiPs
US8982563B2 (en) Chip package to support high-frequency processors
JP5781624B2 (en) Semiconductor device having stack power converter
US7702929B2 (en) Low voltage logic operation using higher voltage supply levels
Sun et al. 3D power delivery for microprocessors and high-performance ASICs
Andersen et al. Modeling and Pareto optimization of on-chip switched capacitor converters
US7594127B2 (en) Low voltage logic operation using higher voltage supply levels
JP7618580B2 (en) On-Package High-Bandwidth Resonant Switched-Capacitor Voltage Regulator
WO2023121843A1 (en) Semiconductor device with an embedded active device
CN102983113A (en) Package systems including passive electrical components
Shinozuka et al. Reducing IR drop in 3D integration to less than 1/4 using buck converter on top die (BCT) scheme
CN115863292A (en) Conformal Power Delivery Structure for Direct Die Attach Architecture
JP2024546903A (en) 3D SEMICONDUCTOR PACKAGE HAVING DIE-MOUNTED VOLTAGE REGULATOR - Patent application
Xu et al. Modeling of power delivery into 3D chips on silicon interposer
US12253870B2 (en) Voltage regulator circuit systems and methods
Pal et al. I/o architecture, substrate design, and bonding process for a heterogeneous dielet-assembly based waferscale processor
US7788510B2 (en) Low voltage logic operation using higher voltage supply levels
Fuketa et al. On-chip buck converter with spiral ferrite inductor and reducing IR drop in 3D stacked integration
Yan et al. In-package spiral inductor characterization for high efficiency buck converters
Carlo et al. On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery
EP4529011A1 (en) Input-side package inductor-based voltage converter
Hossen et al. Design space exploration of power delivery for advanced packaging technologies