[go: up one dir, main page]

Sklavos et al., 2001 - Google Patents

Asynchronous low power VLSI implementation of the International Data Encryption Algorithm

Sklavos et al., 2001

View PDF
Document ID
15016356860553945519
Author
Sklavos N
Koufopavlou O
Publication year
Publication venue
ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 01EX483)

External Links

Snippet

An asynchronous VLSI implementation of the International Data Encryption Algorithm (IDEA) is presented in this paper. In order to evaluate the asynchronous design, a synchronous version of the algorithm was also designed. The VHDL hardware description language was …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Morioka et al. A 10-Gbps full-AES crypto design with a twisted BDD S-box architecture
Mathew et al. 340 mv–1.1 v, 289 gbps/w, 2090-gate nanoaes hardware accelerator with area-optimized encrypt/decrypt gf (2 4) 2 polynomials in 22 nm tri-gate cmos
Gaj et al. Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays
Mangard et al. A highly regular and scalable AES hardware architecture
Verbauwhede et al. Design and performance testing of a 2.29-GB/s Rijndael processor
Mozaffari-Kermani et al. Efficient and high-performance parallel hardware architectures for the AES-GCM
Hodjat et al. Minimum area cost for a 30 to 70 Gbits/s AES processor
Kitsos et al. FPGA-based performance analysis of stream ciphers ZUC, Snow3g, Grain V1, Mickey V2, Trivium and E0
Batina et al. Energy, performance, area versus security trade-offs for stream ciphers
Wei et al. Reco-hcon: A high-throughput reconfigurable compact ascon processor for trusted iot
Guürkaynak et al. A 2 Gb/s balanced AES crypto-chip implementation
Dao et al. An energy efficient AES encryption core for hardware security implementation in IoT systems
Hodjat et al. Speed-area trade-off for 10 to 100 Gbits/s throughput AES processor
Tay et al. Compact and low power aes block cipher using lightweight key expansion mechanism and optimal number of s-boxes
Visconti et al. High-performance AES-128 algorithm implementation by FPGA-based SoC for 5G communications
Yang et al. Improving AES core performance via an advanced ASBUS protocol
Kitsos et al. A reconfigurable linear feedback shift register (LFSR) for the Bluetooth system
Sklavos et al. Asynchronous low power VLSI implementation of the International Data Encryption Algorithm
Lutz et al. 2Gbit/s hardware realizations of RIJNDAEL and SERPENT: A comparative analysis
Guo et al. Silicon implementation of sha-3 finalists: BLAKE, Grøstl, JH, Keccak and Skein
Pandey et al. A high-performance VLSI architecture of the PRESENT cipher and its implementations for SoCs
Mukhopadhyay et al. An efficient end to end design of Rijndael cryptosystem in 0.18/spl mu/CMOS
Daoud et al. High-level synthesis optimization of aes-128/192/256 encryption algorithms
Panato et al. An IP of an Advanced Encryption Standard for Altera/spl trade/devices
Guo et al. Pre-silicon characterization of nist sha-3 final round candidates