Wang et al., 2013 - Google Patents
Spurious components introduced by nonlinearity in Direct Digital SynthesisWang et al., 2013
- Document ID
- 15435596211478700499
- Author
- Wang H
- Liu C
- Publication year
- Publication venue
- IET International Radar Conference 2013
External Links
Snippet
In this paper, the mechanism of introducing spurious components by nonlinearity in Direct Digital Synthesisers (DDS) is analysed. An S-band frequency synthesiser for a stepped- frequency radar is presented. This frequency synthesiser is based on a DDS-driven …
- 230000015572 biosynthetic process 0 title description 2
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
- H03M1/682—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type
- H03M1/685—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type the quantisation value generators of both converters being arranged in a common two-dimensional array
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
- H03M1/1265—Non-uniform sampling
- H03M1/128—Non-uniform sampling at random intervals, e.g. digital alias free signal processing [DASP]
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/662—Multiplexed conversion systems
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/80—Simultaneous conversion using weighted impedances
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
- H03M1/822—Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0614—Continuously compensating for, or preventing, undesired influence of physical parameters of harmonic distortion
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1071—Measuring or testing
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3104530B1 (en) | Ultra low power dual quantizer architecture for oversampling delta-sigma modulator | |
| EP1469373B1 (en) | Direct digital frequency synthesizer for cellular wireless communication systems based on fast frequency-hopped spread spectrum technology | |
| US20180131378A1 (en) | High Linearity Phase Interpolator | |
| US20080122496A1 (en) | Generation of an Oscillation Signal | |
| Kuyel | Linearity testing issues of analog to digital converters | |
| US20090091486A1 (en) | Analog To Digital Conversion Using Irregular Sampling | |
| US10833699B1 (en) | Resistor based delta sigma multiplying DAC with integrated reconstruction filter | |
| Murakami et al. | IQ signal generation techniques for communication IC testing and ATE systems | |
| CN104320137A (en) | Phase locking loop frequency synthesizer | |
| Amin et al. | Design Techniques for Linearity in Time-Based $\Sigma\Delta $ Analog-to-Digital Converter | |
| US10727853B1 (en) | DAC calibration using VCO ADC | |
| Lundberg | Analog-to-digital converter testing | |
| Essenwanger et al. | Sine output DDSs. A survey of the state of the art | |
| US9065472B1 (en) | Multi-function reconfigurable delta sigma DAC | |
| US7548177B2 (en) | Multiple FM dither | |
| Wang et al. | Spurious components introduced by nonlinearity in Direct Digital Synthesis | |
| US9929739B1 (en) | Methods and systems for determining integral non-linearity | |
| US11601319B2 (en) | Digital modulator, communication device, and digital modulator control method | |
| US20140247049A1 (en) | Digital waveform synthesizer for nmr phase control | |
| Sadeghifar et al. | Direct digital-to-RF converter employing semi-digital FIR voltage-mode RF DAC | |
| Pickering | Analogue to digital and digital to analogue converters (ADCs and DACs): A review update | |
| Balestrieri et al. | Recent developments on DAC modelling, testing and standardization | |
| Hong-yu et al. | Low spurious noise frequency synthesis based on a DDS-driven wideband PLL architecture | |
| TW201415810A (en) | Apparatus for differential interpolation pulse width modulation digital-to-analog conversion and output signal | |
| Liu et al. | An ultra-high timing resolution pulse generator with spur suppression and correction of errors based on real-time computation |