[go: up one dir, main page]

Chaudhari et al., 2018 - Google Patents

A scalable FPGA architecture for flexible, large-scale, real-time RF channel emulation

Chaudhari et al., 2018

Document ID
15953565996001450438
Author
Chaudhari A
Braun M
Publication year
Publication venue
2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)

External Links

Snippet

Radio Frequency (RF) wireless channel emulators are widely used to test radio networks. They provide a repeatable way to emulate an over-the-air channel in the laboratory. As the size and bandwidth of a radio network grows, it becomes increasingly challenging to …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H04L41/14—Arrangements for maintenance or administration or management of packet switching networks involving network analysis or design, e.g. simulation, network model or planning
    • H04L41/145—Arrangements for maintenance or administration or management of packet switching networks involving network analysis or design, e.g. simulation, network model or planning involving simulating, designing, planning or modelling of a network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Chaudhari et al. A scalable FPGA architecture for flexible, large-scale, real-time RF channel emulation
US8682638B2 (en) Channel emulator system and method
TWI531187B (en) Noc timing power estimating device and method thereof
EP4089565A1 (en) Synchronizing dynamic link budgets with fgpa based simulation waveform state machines
Correa et al. Ultra-low latency communication channels for FPGA-based HPC cluster
Ogras et al. Communication architecture optimization: making the shortest path shorter in regular networks-on-chip
US20250265387A1 (en) Configuring custom hardware to operate in configurable operational modes using a scripting language
EP4089564A1 (en) Modeling waveform physical layer and channel for simulation using custom hardware
Sanju et al. Design and implementation of a network on chip-based simulator: a performance study
Romanov et al. Cycle-accurate multi-FPGA platform for accelerated emulation of large on-chip networks
Ammendola et al. Large Scale Low Power Computing System-Status of Network Design in ExaNeSt and EuroExa Projects
EP4089567A1 (en) High volume data logging from hardware
EP4092563A1 (en) Modeling multiple hardware routers in custom hardware
Syrivelis et al. On emulating hardware/software co-designed control algorithms for packet switches.
Holsmark et al. On connecting cores to packet switched on-chip networks: A case study with microblaze processor cores
Pereira et al. MPI hardware framework for many-core based embedded systems
Swaminathan et al. Design and verification of an efficient WISHBONE-based network interface for network on chip
Hockey et al. The mitre tactical channel emulation system
Liu et al. A NoC emulation/verification framework
Wu et al. Scilab-a simulation environment for the scalable coherent interface
Rubattu et al. A low-overhead AXI bridge on SpaceWire for multi-device spacecraft systems
Moran-Munoz et al. Building and Evaluating an Ethernet-based Interconnection Network Prototype using Open-Hardware Designs and FPGAs
Meyer FPGA Acceleration of a Mobile SDR Receiver for Distributed Beamforming in Wireless Networks
Achballah et al. Investigating the use of the AFDX protocol as a Network-On-Chip
Sakthivel et al. A New Simulator Based on Multi Core Processor with Improved Sense Amplifier