[go: up one dir, main page]

Panagopoulos et al., 2012 - Google Patents

A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach

Panagopoulos et al., 2012

View PDF
Document ID
16010118985818716628
Author
Panagopoulos G
Augustine C
Roy K
Publication year
Publication venue
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)

External Links

Snippet

A simulation framework that can comprehend the impact of material changes at the device level to the system level design can be of great value, especially to evaluate the impact of emerging devices on various applications. To that effect, we have developed a SPICE …
Continue reading at past.date-conference.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R33/00—Arrangements or instruments for measuring magnetic variables
    • G01R33/02—Measuring direction or magnitude of magnetic fields or magnetic flux
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details

Similar Documents

Publication Publication Date Title
Panagopoulos et al. A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach
Panagopoulos et al. Physics-based SPICE-compatible compact model for simulating hybrid MTJ/CMOS circuits
Kim et al. A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies
Wu et al. Temperature impact analysis and access reliability enhancement for 1T1MTJ STT-RAM
Zhao et al. Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
Prenat et al. Beyond STT-MRAM, spin orbit torque RAM SOT-MRAM for high speed and high reliability applications
Trinh et al. Magnetic adder based on racetrack memory
Zhang et al. Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications
Song et al. Impact of process variability on write error rate and read disturbance in STT-MRAM devices
Faber et al. Dynamic compact model of spin-transfer torque based magnetic tunnel junction (MTJ)
Wang et al. Ultra-dense ring-shaped racetrack memory cache design
Vatankhahghadim et al. A survey on circuit modeling of spin-transfer-torque magnetic tunnel junctions
Huda et al. A novel STT-MRAM cell with disturbance-free read operation
Bernard-Granger et al. SPITT: A magnetic tunnel junction SPICE compact model for STT-MRAM
El Baraji et al. Dynamic compact model of thermally assisted switching magnetic tunnel junctions
Prenat et al. CMOS/magnetic hybrid architectures
Yu et al. Design exploration of emerging nano-scale non-volatile memory
Garzón et al. Adjusting thermal stability in double-barrier MTJ for energy improvement in cryogenic STT-MRAMs
Angizi et al. Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices
Lee et al. Low-energy shared-current write schemes for voltage-controlled spin-orbit-torque memory
Fong et al. Non-volatile complementary polarizer spin-transfer torque on-chip caches: A device/circuit/systems perspective
Fong et al. Design and optimization of spin-transfer torque mrams
Sharma et al. VerilogA based compact model of a three-terminal ME-MTJ device
Hou et al. Cryogenic in-MRAM computing
Prenat et al. Beyond MRAM, CMOS/MTJ integration for logic components