[go: up one dir, main page]

Rovinski et al., 2019 - Google Patents

Evaluating celerity: A 16-nm 695 Giga-RISC-V instructions/s manycore processor with synthesizable PLL

Rovinski et al., 2019

View PDF
Document ID
16142880337606939826
Author
Rovinski A
Zhao C
Al-Hawaj K
Gao P
Xie S
Torng C
Davidson S
Amarnath A
Vega L
Veluri B
Rao A
Ajayi T
Puscar J
Dai S
Zhao R
Richmond D
Zhang Z
Galton I
Batten C
Taylor M
Dreslinski R
Publication year
Publication venue
IEEE Solid-State Circuits Letters

External Links

Snippet

This letter presents a 16-nm 496-core RISC-V network-onchip (NoC). The mesh achieves 1.4 GHz at 0.98 V, yielding a peak throughput of 695 Giga RISC-V instructions/s (GRVIS), a peak energy efficiency of 314.89 GRVIS/W, and a record 825320 CoreMark benchmark …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Rovinski et al. Evaluating celerity: A 16-nm 695 Giga-RISC-V instructions/s manycore processor with synthesizable PLL
Shantharama et al. Hardware-accelerated platforms and infrastructures for network functions: A survey of enabling technologies and research studies
Pellauer et al. Buffets: An efficient and composable storage idiom for explicit decoupled data orchestration
Gaide et al. Xilinx adaptive compute acceleration platform: Versaltm architecture
Chung et al. CoRAM: an in-fabric memory architecture for FPGA-based computing
Cong et al. A fully pipelined and dynamically composable architecture of CGRA
Nguyen et al. FPGA‐based HPC accelerators: An evaluation on performance and energy efficiency
TWI784845B (en) Dataflow function offload to reconfigurable processors
Petrisko et al. NoC symbiosis (special session paper)
JP2010044731A (en) Reconfigurable coprocessor architecture template for nested loop and programming tool
Wu et al. Virtual-link: A scalable multi-producer multi-consumer message queue architecture for cross-core communication
Jantsch et al. Memory architecture and management in an NoC platform
Sievers et al. Comparison of shared and private l1 data memories for an embedded mpsoc in 28nm fd-soi
Lee et al. The hwacha microarchitecture manual, version 3.8
Gibson et al. Syncopation: Adaptive clock management for high-level synthesis generated circuits on fpgas
Islam et al. LegUp-NoC: High-level synthesis of loops with indirect addressing
Chattopadhyay et al. Designing high-throughput hardware accelerator for stream cipher HC-128
Reble et al. One-sided communication and synchronization for non-coherent memory-coupled cores
Baker Jr et al. SCMP: A single-chip message-passing parallel computer
Sievers et al. The CoreVA-MPSoC: A multiprocessor platform for software-defined radio
Rawat et al. SIMD instruction set extensions for keccak with applications to SHA-3, keyak and ketje
Cathey et al. A reconfigurable distributed computing fabric exploiting multilevel parallelism
Zaruba Energy-efficient high-performance computing
Lekashri et al. Design and evaluation of dynamic partial reconfiguration using fault tolerance in asynchronous FPGA
Chandio et al. Exploring the Design Space for Message-Driven Systems for Dynamic Graph Processing using CCA