[go: up one dir, main page]

GM et al., 2020 - Google Patents

Layout Verification of Hard Macros

GM et al., 2020

View PDF
Document ID
16126193321564457035
Author
GM N
Hiremath S
Publication year
Publication venue
International Journal of Electrical Engineering and Technology

External Links

Snippet

Abstract Design of modern day Integrated Circuits design process is split up into Front end design and back end design or Physical Design. Physical design includes many steps like partitioning, floor planning, Placement, clock tree synthesis, signal routing and timing …
Continue reading at papers.ssrn.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US8468482B1 (en) Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits
US8336002B2 (en) IC design flow enhancement with CMP simulation
US6240542B1 (en) Poly routing for chip interconnects with minimal impact on chip performance
US7895551B2 (en) Generation of standard cell library components with increased signal routing resources
US8527930B2 (en) Generating and using route fix guidance
US20080148199A1 (en) Electrostatic Discharge Device Verification in an Integrated Circuit
US12032896B2 (en) Generation of layout including power delivery network
US10831973B2 (en) Semiconductor process modeling to enable skip via in place and route flow
CN107066681A (en) The computer implemented method of integrated circuit and manufacture integrated circuit
US20060225017A1 (en) Integrated circuit layout design system, and method thereof, and program
US7353490B2 (en) Power network synthesizer for an integrated circuit design
US8276110B2 (en) Reducing voltage drops in power networks using unused spaces in integrated circuits
TWI789911B (en) System, method and storage medium for capacitance extraction
US7673268B2 (en) Method and system for incorporating via redundancy in timing analysis
US20130304449A1 (en) System and method of electromigration avoidance for automatic place-and- route
US20090094568A1 (en) Validation Of An Integrated Circuit For Electro Static Discharge Compliance
KR102717096B1 (en) Integrated circuit and computer-implemented method for manufacturing the same
US9552453B1 (en) Integrated circuit with power network aware metal fill
GM et al. Layout Verification of Hard Macros
US7503023B1 (en) Efficient method for locating a short circuit
US11449660B1 (en) Method to perform secondary-PG aware buffering in IC design flow
US7076759B2 (en) Methodology for generating a modified view of a circuit layout
Osler et al. Design closure
US12443784B1 (en) System and method for dual model electromagnetic modeling in an electronic circuit design
Xiang et al. Is your layout density verification exact? A fast exact algorithm for density calculation