[go: up one dir, main page]

Frustaci et al., 2011 - Google Patents

Tapered-Vth approach for energy-efficient CMOS buffers

Frustaci et al., 2011

Document ID
16537525560528793528
Author
Frustaci F
Alioto M
Corsonello P
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

In this paper,“tapered-Vth” buffers are explored as an approach to significantly improve the energy efficiency of traditional CMOS buffers. In this approach, the transistor threshold voltage is progressively increased throughout the buffer stages, in addition to the traditional …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Oklobdzija et al. Comparison of high-performance VLSI adders in the energy-delay space
Dokania et al. Circuit‐level design technique to mitigate impact of process, voltage and temperature variations in complementary metal‐oxide semiconductor full adder cells
Duarte et al. Impact of technology scaling in the clock system power
WO2013018061A1 (en) Device and method for dual-mode logic
Ahmed et al. Optimizing FPGA logic circuitry for variable voltage supplies
Roy et al. OSFA: A new paradigm of aging aware gate-sizing for power/performance optimizations under multiple operating conditions
Priya et al. Low power full adder with reduced transistor count
Maity et al. Design and implementation of low-power high-performance carry skip adder
Prashanth et al. Architecture of adders based on speed, area and power dissipation
Bahadori et al. A comparative study on performance and reliability of 32-bit binary adders
Frustaci et al. Tapered-Vth approach for energy-efficient CMOS buffers
Gupta et al. Analysis and optimization of active power and delay of 10T full adder using power gating technique at 45 nm technology
Kishore Kumar et al. Design of low power multiplier with energy efficient full adder using DPTAAL
Avan et al. Energy-Efficient approximate compressor design for error-resilient digital signal processing
Dadoria et al. A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits
Mehri et al. Analytical performance model for FPGA-based reconfigurable computing
Alluri et al. Design of low power high speed full adder cell with XOR/XNOR logic gates
Datta et al. Delay modeling and statistical design of pipelined circuit under process variation
Stenin et al. Simulation of transients in a majority gate upon switching and collecting charge from the track of a single particle
Sylvester et al. Computer-aided design for low-power robust computing in nanoscale CMOS
de Lima Silva et al. Power efficient variability compensation through clustered tunable power-gating
Vaithiyanathan et al. Performance analysis of dynamic CMOS circuit based on node‐discharger and twist‐connected transistors
Mehri et al. An analytical dynamic and leakage power model for FPGAs
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Rosa et al. Designing cmos for near-threshold minimum-energy operation and extremely wide vf scaling