Tadeusiewicz et al., 2018 - Google Patents
A fault verification method for testing of analogue electronic circuitsTadeusiewicz et al., 2018
View PDF- Document ID
- 16960969733771589387
- Author
- Tadeusiewicz M
- Hałgas S
- Publication year
- Publication venue
- Metrology and Measurement Systems
External Links
Snippet
The paper deals with multiple soft fault diagnosis of analogue circuits. A method for diagnosis of linear circuits is developed, belonging to the class of the fault verification techniques. The method employs a measurement test performed in the frequency domain …
- 238000003745 diagnosis 0 abstract description 53
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuit
- G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuit
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
- G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
- G01R31/3004—Current or voltage test
- G01R31/3008—Quiescent current [IDDQ] test or leakage current test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the preceding groups
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Srimani et al. | Testing of analog circuits using statistical and machine learning techniques | |
| Milor | A tutorial introduction to research on analog and mixed-signal circuit testing | |
| WO2008125998A1 (en) | Analog circuit testing and test pattern generation | |
| EP0992806A2 (en) | Method and apparatus for canceling errors induced by the measurement system during circuit test | |
| Chatterjee et al. | Test generation based diagnosis of device parameters for analog circuits | |
| JP3492254B2 (en) | Method and apparatus for selecting target components in a limited access test | |
| Liu et al. | A generalized fault diagnosis method in dynamic analogue circuits | |
| JP2000121705A (en) | Substrate model correction method and apparatus | |
| Tadeusiewicz et al. | A fault verification method for testing of analogue electronic circuits | |
| Wang et al. | Probabilistic fault detection and the selection of measurements for analog integrated circuits | |
| Zilch et al. | Automatic tool for test set generation and DfT assessment in analog circuits | |
| Chakrabarti et al. | Fault diagnosis for mixed-signal electronic systems | |
| Tadeusiewicz et al. | A method for parametric and catastrophic fault diagnosis of analog linear circuits | |
| Sanyal et al. | A structured approach for rapid identification of fault-sensitive nets in analog circuits | |
| Burdiek | Generation of optimum test stimuli for nonlinear analog circuits using nonlinear programming and time-domain sensitivities | |
| Zilch et al. | A versatile test set generation tool for structural analog circuit testing | |
| Ogg et al. | Multiple fault diagnosis in analogue circuits using time domain response features and multilayer perceptrons | |
| Tadeusiewicz et al. | Multiple soft fault diagnosis of BJT circuits | |
| EP0994360B1 (en) | Method and apparatus for selecting test point nodes for limited access circuit test | |
| Chakrabarti et al. | Diagnostic test pattern generation for analog circuits using hierarchical models | |
| Chakrabarti et al. | Partial simulation-driven ATPG for detection and diagnosis of faults in analog circuits | |
| Ferreira et al. | Indirect Test Pattern Generation for Mixed-Signal Circuits Using Machine Learning | |
| Chruszczyk et al. | Tolerance maximisation in fault diagnosis of analogue electronic circuits | |
| Zilch et al. | Evaluating fault coverage of structural and specification-based tests obtained with a low-cost analog tpg tool | |
| Stratigopoulos | Machine learning support for diagnosis of analog circuits |