Zhang, 2022 - Google Patents
Statistical Compact Modeling with Artificial Neural NetworksZhang, 2022
View PDF- Document ID
- 18028968877236785066
- Author
- Zhang L
- Publication year
- Publication venue
- Authorea Preprints
External Links
Snippet
This letter proposes a machine learning (ML)-based method for statistical device modeling from a data-oriented perspective. A mapping from the process variation to the selected variational neurons is derived by the proposed algorithm and backward propagation of …
- 238000013528 artificial neural network 0 title description 11
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11537841B2 (en) | System and method for compact neural network modeling of transistors | |
| Singhee et al. | Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application | |
| Tung et al. | Neural network-based BSIM transistor model framework: Currents, charges, variability, and circuit simulation | |
| US8155938B2 (en) | Method and apparatus for sampling and predicting rare events in complex electronic devices, circuits and systems | |
| Dietrich et al. | Process variations and probabilistic integrated circuit design | |
| Mushtaq et al. | Performance analysis for reliable nanoscaled FinFET logic circuits | |
| Wang et al. | FinFET centric variability-aware compact model extraction and generation technology supporting DTCO | |
| Pal et al. | An ultra energy-efficient hardware platform for neuromorphic computing enabled by 2D-TMD tunnel-FETs | |
| Dai et al. | Statistical compact modeling with artificial neural networks | |
| Choi et al. | Enhancement and expansion of the neural network-based compact model using a binning method | |
| Eranki et al. | Out-of-training-range synthetic FinFET and inverter data generation using a modified generative adversarial network | |
| Butola et al. | A comprehensive technique based on machine learning for device and circuit modeling of gate-all-around nanosheet transistors | |
| Ma et al. | Fast cell library characterization for design technology co-optimization based on graph neural networks | |
| Shin | Ai-eda: Toward a holistic approach to AI-powered EDA | |
| Gourishetty et al. | A highly accurate machine learning approach to modelling PVT variation aware leakage power in FinFET digital circuits | |
| US8122406B2 (en) | Generating models for integrated circuits with sensitivity-based minimum change to existing models | |
| Kurude et al. | Statistical variability analysis of SRAM cell for emerging transistor technologies | |
| Dai et al. | Benchmarking artificial neural network models for design technology co-optimization | |
| Zhang | Statistical Compact Modeling with Artificial Neural Networks | |
| Park et al. | Current-Voltage Modeling of DRAM Cell Transistor Using Genetic Algorithm and Deep Learning | |
| Butola et al. | Estimating the process variation effects of stacked gate all around si nanosheet CFETs using artificial neural network modeling framework | |
| Ghosh et al. | Bridge-defect prediction in SRAM circuits using random forest, XGBoost, and LightGBM learners | |
| Tonfat et al. | Leakage current analysis in static CMOS logic gates for a transistor network design approach | |
| Wang et al. | DrPCE-Net: Differential Residual PCE Network for Characteristic Prediction of Transistors | |
| Parandiyal et al. | An Efficient Variability-Aware Control Variate-Assisted Neural Network Model for Advanced Nanoscale Transistors |