[go: up one dir, main page]

Hofmeister et al., 2007 - Google Patents

In-situ, real-time detector for faults in solder joint networks of operational, fully-programmed Field Programmable Gate Arrays (FPGAs)

Hofmeister et al., 2007

View PDF
Document ID
18150979988246941071
Author
Hofmeister J
Lall P
Graves R
Publication year
Publication venue
IEEE instrumentation & measurement magazine

External Links

Snippet

Introduced is an innovative, in-situ solder-joint built-in self-test (SJ BIST™) to detect high- resistance damage to solder-joint networks of fully operational field programmable gate arrays (FPGAs) in ball-grid array (BGA) packages such as a XILINX® FG1152/FG1156 …
Continue reading at www.ridgetopgroup.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
    • G01R31/04—Testing connections, e.g. of plugs, of non-disconnectable joints
    • G01R31/046—Testing connections, e.g. of plugs, of non-disconnectable joints of connections between components and printed circuit boards (PCB's)
    • G01R31/048—Details concerning testing solder joints
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests

Similar Documents

Publication Publication Date Title
US7501832B2 (en) Method and circuit for the detection of solder-joint failures in a digital electronic package
US9297852B2 (en) Embedded transient scanning system apparatus and methodology
US7870429B2 (en) Control apparatus
KR19980071048A (en) Wafers, test systems, methods of performing the same, data processors, and methods of inspecting the same
US7710105B2 (en) Circuit reset testing methods
US7496816B2 (en) Isolating the location of defects in scan chains
Hofmeister et al. Ball grid array (BGA) solder joint intermittency detection: SJ BIST
JP3281367B2 (en) Method and apparatus for testing circuit boards
JP3212423B2 (en) Test pattern creation device
US8127186B2 (en) Methods and apparatus for estimating a position of a stuck-at defect in a scan chain of a device under test
Hofmeister et al. In-situ, real-time detector for faults in solder joint networks of operational, fully-programmed Field Programmable Gate Arrays (FPGAs)
Parker Defect coverage of boundary-scan tests: What does it mean when a boundary-scan test passes?
Orr et al. A systematic method for determining soft-failure robustness of a subsystem
Hofmeister et al. In-situ, real-time detector for faults in solder joint networks belonging to operational, fully programmed field programmabmle gate arrays (FPGAs)
Ikiri et al. Open defect detection in assembled circuit boards with built-in relaxation oscillators
Hofmeister et al. Real-time bist detector for bga faults in field programmable gate arrays (fpgas)
Hofmeister et al. Real-time detection of solder-joint faults in operational field programmable gate arrays
Hofmeister et al. Intermittency detection and mitigation in Ball Grid Array (BGA) packages
US7210081B1 (en) Apparatus and methods for assessing reliability of assemblies using programmable logic devices
Hofmeister et al. A Sensor for Real-Time Detection of Solder-Joint Faults in Operational Field Programmable Gate Arrays
Bhatia et al. Advanced testing and prognostics of ball grid array (BGA) components with a stand-alone monitor IC
Meixner et al. Design for Test and Testability
Roth et al. Ball grid array (BGA) solder joint intermittency real-time detection
Ostermann Soft failures in integrated circuits as a matter of ESD events
Hofmeister et al. Monitoring ball grid array solder joints 24 x 7