[go: up one dir, main page]

Awaludin et al., 2021 - Google Patents

AnyTRNG: generic, high-throughput, low-area true random number generator based on synchronous edge sampling

Awaludin et al., 2021

Document ID
18112591052783749418
Author
Awaludin A
Pratama D
Kim H
Publication year
Publication venue
International Conference on Information Security Applications

External Links

Snippet

In this paper, we present a generic, high-throughput, and low-area true random number generator (TRNG) architecture based on synchronous edge sampling. Our approach exploits the entropy source from the jitter introduced by the clock generator with high …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/55—Detecting local intrusion or implementing counter-measures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/001—Modulated-carrier systems using chaotic signals

Similar Documents

Publication Publication Date Title
Schellekens et al. FPGA vendor agnostic true random number generator
Wold et al. Analysis and enhancement of random number generator in FPGA based on oscillator rings
Avaroğlu et al. A novel chaos-based post-processing for TRNG
Cherkaoui et al. A very high speed true random number generator with entropy assessment
Vasyltsov et al. Fast digital TRNG based on metastable ring oscillator
Sunar True random number generators for cryptography
Vijay et al. Physically unclonable functions using two-level finite state machine
Sivaraman et al. Metastability-induced TRNG architecture on FPGA
Gupta et al. FPGA implementation of chaos‐based high‐speed true random number generator
Brisfors et al. Do not rely on clock randomization: A side-channel attack on a protected hardware implementation of AES
Sangeetha et al. Authentication of symmetric cryptosystem using anti-aging controller-based true random number generator
Bharat Meitei et al. FPGA implementation of true random number generator architecture using all digital phase-locked loop
Li et al. Jitter-based adaptive true random number generation circuits for fpgas in the cloud
Meitei et al. FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter
Garipcan et al. A gigabit TRNG with novel lightweight post-processing method for cryptographic applications
Ni et al. Pi puf: a processor-intrinsic puf for iot
Lubicz et al. Entropy computation for oscillator-based physical random number generators
Shariffuddin et al. Review on arbiter physical unclonable function and its implementation in FPGA for IoT security applications
Hossain et al. A dependable and resource-frugal ring oscillator physically unclonable function
Yao et al. Low-overhead TRNG based on MUX for cryptographic protection using multiphase sampling
Yao et al. DCDRO: A true random number generator based on dynamically configurable dual-output ring oscillator
Awaludin et al. AnyTRNG: generic, high-throughput, low-area true random number generator based on synchronous edge sampling
Yang True random number generators for FPGAs
Tebelmann et al. On-chip side-channel analysis of the loop PUF
Gupta et al. Recent development of hardware-based random number generators on fpga for cryptography