[go: up one dir, main page]

Jalali et al., 2015 - Google Patents

A reference-less single-loop half-rate binary CDR

Jalali et al., 2015

View PDF
Document ID
18311214910692004534
Author
Jalali M
Sheikholeslami A
Kibune M
Tamura H
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper proposes a half-rate single-loop reference-less binary CDR that operates from 8.5 Gb/s to 12.1 Gb/s (36% capture range). The high capture range is made possible by adding a novel frequency detection mechanism which limits the magnitude of the phase …
Continue reading at www.eecg.utoronto.ca (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/26—Time-delay networks

Similar Documents

Publication Publication Date Title
Jalali et al. A reference-less single-loop half-rate binary CDR
Lee et al. Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies
Rahman et al. A 22.5-to-32-Gb/s 3.2-pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28-nm CMOS
US7286625B2 (en) High-speed clock and data recovery circuit
Yang et al. A 155.52 Mbps-3.125 Gbps continuous-rate clock and data recovery circuit
US20040210790A1 (en) 0.6-2.5 GBaud CMOS tracked 3X oversampling transceiver with dead zone phase detection for robust clock/data recovery
US7795926B2 (en) Phase detector for half-rate bang-bang CDR circuit
Shivnaraine et al. An 8–11 Gb/s reference-less bang-bang CDR enabled by “Phase reset”
Dickson et al. A 1.8 pJ/bit $16\times 16\;\text {Gb/s} $ Source-synchronous parallel interface in 32 nm SOI CMOS with receiver redundancy for link recalibration
Hafez et al. A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS
Byun et al. A 10-Gb/s CMOS CDR and DEMUX IC with a quarter-rate linear phase detector
Liang et al. On-chip measurement of clock and data jitter with sub-picosecond accuracy for 10 Gb/s multilane CDRs
Liang et al. On-chip jitter measurement using jitter injection in a 28 Gb/s PI-based CDR
Kong et al. An inductorless 20-Gb/s CDR with high jitter tolerance
Hwang et al. A 1.62–5.4-Gb/s receiver for displayport version 1.2 a with adaptive equalization and referenceless frequency acquisition techniques
US7551909B1 (en) CMOS transceiver with dual current path VCO
Jalali et al. An 8mW frequency detector for 10Gb/s half-rate CDR using clock phase selection
US20030065859A1 (en) Fibre channel transceiver
KR101129055B1 (en) All-digital clock data recovery having an adaptive proportional gain control
Salem et al. All-digital clock and data recovery circuit for USB applications in 65 nm CMOS technology
Mandal et al. A 2.68 mW/Gbps, 1.62-8.1 Gb/s Receiver for Embedded DisplayPort Version1. 4b to Support 14dB Channel Loss
Yoo et al. A CMOS 5.4/3.24‐Gbps Dual‐Rate CDR with Enhanced Quarter‐Rate Linear Phase Detector
Yao Time to Digital Converter used in ALL digital PLL
Su et al. A 10-Gb/s, 1.24 pJ/bit, burst-mode clock and data recovery with jitter suppression
Ohtomo et al. A 12.5-Gb/s Parallel Phase Detection Clock and Data Recovery Circuit in 0.13-$ muhbox m $ CMOS