[go: up one dir, main page]

Edwards et al., 2003 - Google Patents

Test structure methodology of IC package material characterization

Edwards et al., 2003

Document ID
203298689512738955
Author
Edwards D
Heinen G
Bednarz G
Schroen W
Publication year
Publication venue
IEEE Transactions on Components, Hybrids, and Manufacturing Technology

External Links

Snippet

A methodology in assembly/packaging technology of semiconductor integrated circuits (IC's) is described Which serves a threefold purpose: it aims at characterizing and selecting electronic assembly/Packaging materials; it directs optimization and control of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details

Similar Documents

Publication Publication Date Title
Edwards et al. Test structure methodology of IC package material characterization
Edwards et al. Shear stress evaluation of plastic packages
JP4633878B2 (en) Manufacturing method of semiconductor device
Usell et al. Experimental and mathematical determination of mechanical strains within plastic IC packages and their effect on devices during environmental tests
Nguyen Reliability of postmolded IC packages
US20130330846A1 (en) Test vehicles for encapsulated semiconductor device packages
Kang et al. Quantification of performance variation and crack evolution of bond-wire interconnects under harsh temperature environments by S-parameter analysis
Alpern et al. On the way to zero defect of plastic-encapsulated electronic power devices—Part I: Metallization
Chen et al. Effect of material interactions during thermal shock testing on IC package reliability
Alpern et al. A simple model for the mode I popcorn effect for IC packages with copper leadframe
Sweet Integrated test chips improve IC assembly
Thomas et al. Assessment of high temperature reliability of molded smart power modules
US20070107500A1 (en) Sensing moisture uptake of package polymers
KR20180119095A (en) Method for manufacturing inspection device
Sweet et al. Experimental Measurements and Finite Element Calculations for Liquid Encapsulated ATC04 Assembly Test Chips
Van Gestel et al. On-chip piezoresistive stress measurement and 3D finite element simulations of plastic DIL 40 packages using different materials
Sweet Assembly test chips and circuits for detecting and measuring mechanical damage in packaged ICs
Yalamanchili et al. Filler induced metal crush failure mechanism in plastic encapsulated devices
Park et al. Characterization of interfacial adhesion damage induced by accelerated life testing
Chou et al. Die cracking evaluation and improvement in ULSI plastic package
Gee et al. A test chip design for detecting thin-film cracking in integrated circuits
US6218726B1 (en) Built-in stress pattern on IC dies and method of forming
Zhang et al. Determination of a meaningful warpage acceptance criterion for large PBGA components through the correlation with scattering in material properties
Poborets et al. Reliability and moisture sensitivity evaluation of 225-pin, 2 layered overmolded (OMPAC) ball grid array package
O'Mathuna Test chips for the evaluation of the performance of IC packaging and interconnection technologies