[go: up one dir, main page]

Chung et al., 2025 - Google Patents

A silicon-based ion trap chip protected from semiconductor charging

Chung et al., 2025

View HTML
Document ID
2516157932945283866
Author
Chung D
Choi K
Lee W
Kim C
Shon H
Park J
Cho B
Lee K
Kim S
Yoo S
Jung U
Jung C
Kang J
Kim K
Berkis R
Northup T
Kim T
et al.
Publication year
Publication venue
Quantum Science and Technology

External Links

Snippet

Silicon-based ion trap chips can benefit from existing advanced fabrication technologies, such as multi-metal layer techniques for two-dimensional architectures and silicon photonics for the integration of on-chip optical components. However, the scalability of these …
Continue reading at iopscience.iop.org (HTML) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof

Similar Documents

Publication Publication Date Title
Höhm et al. Femtosecond laser-induced periodic surface structures on silica
Nakamae Electron microscopy in semiconductor inspection
Kim et al. Cascade domino lithography for extreme photon squeezing
Bange et al. Ultrafast dynamics of bright and dark excitons in monolayer WSe2 and heterobilayer WSe2/MoS2
US20170053778A1 (en) Method of preparing a plan-view transmission electron microscope sample used in an integrated circuit analysis
Kuboi et al. Prediction of plasma-induced damage distribution during silicon nitride etching using advanced three-dimensional voxel model
Jung et al. A microfabricated ion trap chip with a sloped loading slot to minimize exposing trapped ions to stray charges
Bliznetsov et al. Deep SiO2 etching with Al and AlN masks for MEMS devices
Karni et al. Through the Lens of a Momentum Microscope: Viewing Light‐Induced Quantum Phenomena in 2D Materials
Lee et al. Spectroscopic signatures of plasmon-induced charge transfer in gold nanorods
Chung et al. A silicon-based ion trap chip protected from semiconductor charging
JP2012132826A (en) Method for analyzing metal impurities of silicon wafer
Huard et al. Consequences of atomic layer etching on wafer scale uniformity in inductively coupled plasmas
Servin et al. Contact hole shrink by directed self-assembly: Process integration and stability monitored on 300 mm pilot line
Dang et al. Cathodoluminescence nanoscopy: state of the art and beyond
Mou et al. Charge-density wave and one-dimensional electronic spectra in blue bronze: Incoherent solitons and spin-charge separation
Borghi et al. Cathodoluminescence from interlayer excitons in a 2D semiconductor heterobilayer
Chien et al. Controlling the etch selectivity of silicon using low-RF power HBr reactive ion etching
Nishida et al. Evaluation technique for plasma-induced SiOC dielectric damage by capacitance–voltage hysteresis monitoring
Kim et al. Etch characteristics of Si and TiO2 nanostructures using pulse biased inductively coupled plasmas
Iwai et al. Influence of microwave annealing on optical and electrical properties of plasma-induced defect structures in Si substrate
Park et al. Characteristics of reactive ion etching lag in HBr/O2 plasma etching of silicon trench for nanoscale device
Sun et al. Advanced inductively coupled plasma etching processes for fabrication of resonator-quantum well infrared photodetector
Kim et al. Measurement of energy-resolved ion angular distribution in a dual-frequency capacitively coupled argon plasma
Leopold et al. Online monitoring of the passivation breakthrough during deep reactive ion etching of silicon using optical plasma emission spectroscopy