[go: up one dir, main page]

Bal et al., 2017 - Google Patents

Revamping timing error resilience to tackle choke points at NTC systems

Bal et al., 2017

View PDF
Document ID
3169325220587345898
Author
Bal A
Saha S
Roy S
Chakraborty K
Publication year
Publication venue
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017

External Links

Snippet

Process variation is a conspicuous predicament for sub-micron VLSI circuits. In this paper, we illustrate “choke points” as a vital consequence of process variation in the Near Threshold Computing (NTC) domain. Choke points are process variation affected sensitized …
Continue reading at www.date-conference.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
Kahng et al. Slack redistribution for graceful degradation under voltage overscaling
Calhoun et al. Digital circuit design challenges and opportunities in the era of nanoscale CMOS
Xin et al. Identifying and predicting timing-critical instructions to boost timing speculation
Marculescu et al. Variability and energy awareness: A microarchitecture-level perspective
Vijayan et al. Fine-grained aging-induced delay prediction based on the monitoring of run-time stress
Alghareb et al. Designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness
WO2014153543A1 (en) Dynamic power driven clock tree synthesis (cts)
Oboril et al. Aging-aware design of microprocessor instruction pipelines
Tu et al. Low-power timing closure methodology for ultra-low voltage designs
Koneru et al. Fine-grained aging prediction based on the monitoring of run-time stress using DfT infrastructure
Bal et al. Revamping timing error resilience to tackle choke points at NTC systems
Jia et al. An adaptive clock scheme exploiting instruction-based dynamic timing slack for a GPGPU architecture
Chen et al. Variable-latency adder (VL-adder) new arithmetic circuit design practice to overcome NBTI
Fluhr et al. IBM POWER9 circuit design and energy optimization for 14-nm technology
Vijayan et al. Machine learning-based aging analysis
Shabanian et al. ACE-GPU: Tackling choke point induced performance bottlenecks in a near-threshold computing GPU
Kahng et al. Recovery-driven design: Exploiting error resilience in design of energy-efficient processors
Oboril et al. MTTF-balanced pipeline design
Oboril et al. Exploiting instruction set encoding for aging-aware microprocessor design
Mahalingam et al. Dynamic clock stretching for variation compensation in VLSI circuit design
Zhang et al. AVATAR: An Aging-and Variation-Aware Dynamic Timing Analyzer for Error-Efficient Computing
Bian et al. Runtime NBTI mitigation for processor lifespan extension via selective node control
Bal et al. Dynamic Choke Sensing for Timing Error Resilience in NTC Systems
Bal et al. Trident: Comprehensive choke error mitigation in NTC systems
Golanbari et al. Selective flip-flop optimization for circuit reliability