[go: up one dir, main page]

Ferré, 2015 - Google Patents

MONITOR AND CONTROL STRATEGIES TO REDUCE THE IMPACT OF PROCESS VARIATIONS IN DIGITAL CIRCUITS

Ferré, 2015

View PDF
Document ID
3180757533899337867
Author
Ferré J
Publication year

External Links

Snippet

As CMOS technology scales down, Process, Voltage, Temperature and Ageing (PVTA) variations have an increasing impact on the performance and power consumption of electronic devices. These issues may hold back the continuous improvement of these …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Similar Documents

Publication Publication Date Title
Teodorescu et al. Mitigating parameter variation with dynamic fine-grain body biasing
Kursun et al. Multi-voltage CMOS circuit design
Mishra et al. A simulation study of nbti impact on 14-nm node finfet technology for logic applications: Device degradation to circuit-level interaction
Wirnshofer Variation-aware adaptive voltage scaling for digital CMOS circuits
Rossi et al. Aging benefits in nanometer CMOS designs
US7696811B2 (en) Methods and circuits to reduce threshold voltage tolerance and skew in multi-threshold voltage applications
Rossi et al. Reliable power gating with NBTI aging benefits
Tsai et al. Implications of technology scaling on leakage reduction techniques
Li et al. Robust and in-situ self-testing technique for monitoring device aging effects in pipeline circuits
Wu et al. Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits
Olivieri et al. A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control
Priya et al. Early register transfer level (rtl) power estimation in real-time system-on-chips (socs)
Islam et al. Statistical analysis and modeling of random telegraph noise based on gate delay measurement
Sengupta et al. Generalized power-delay metrics in deep submicron CMOS designs
Dierickx et al. Propagating variability from technology to system level
Ferré MONITOR AND CONTROL STRATEGIES TO REDUCE THE IMPACT OF PROCESS VARIATIONS IN DIGITAL CIRCUITS
Mauricio Ferré Monitor amb control strategies to reduce the impact of process variations in digital circuits
Grossi et al. Impact of bias temperature instability (BTI) aging phenomenon on clock deskew buffers
Chen et al. A novel flow for reducing clock skew considering NBTI effect and process variations
Islam et al. On-chip monitoring and compensation scheme with fine-grain body biasing for robust and energy-efficient operations
Singhvi et al. A fine-grain, uniform, energy-efficient delay element for 2-phase bundled-data circuits
Ghasemazar et al. Optimizing the power-delay product of a linear pipeline by opportunistic time borrowing
McGuinness Variations, margins, and statistics
Luo et al. Aging and leakage tradeoff in vlsi circuits
Goyal Characterizing processors for time and energy optimization