[go: up one dir, main page]

Sung et al., 2000 - Google Patents

Comments on" New dynamic flip-flops for high-speed dual-modulus prescaler"

Sung et al., 2000

View PDF
Document ID
3333955012459390397
Author
Sung K
Kim L
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

For the original paper see ibid., vol. 33, no. 10, p. 1568-1571 (1998). In the aforementioned paper a fast true single-phase clocking (TSPC) ratioed D-flip-flop is proposed by C. Yang et al. It is claimed by the commenters that the proposed flip-flop violates the edge-triggering …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source

Similar Documents

Publication Publication Date Title
Chen et al. High-speed low-power true single-phase clock dual-modulus prescalers
Yang et al. New dynamic flip-flops for high-speed dual-modulus prescaler
US20060280278A1 (en) Frequency divider circuit with a feedback shift register
Lin et al. A 5.5-GHz 1-mW full-modulus-range programmable frequency divider in 90-nm CMOS process
Zhu et al. A 5.8-GHz wideband TSPC divide-by-16/17 dual modulus prescaler
Esmaeili et al. Low-swing differential conditional capturing flip-flop for LC resonant clock distribution networks
Lin et al. A low-jitter mutual-correlated pulsewidth control loop circuit
Sharma et al. An area and power efficient design of single edge triggered D-flip flop
Sung et al. Comments on" New dynamic flip-flops for high-speed dual-modulus prescaler"
Yan et al. A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)/sup 2/) latch and its application in a dual-modulus prescaler
US7667505B2 (en) Quadrature divide-by-three frequency divider and low voltage muller C element
Jia et al. Low‐power, high‐speed dual modulus prescalers based on branch‐merged true single‐phase clocked scheme
Yang et al. A new dynamic D-flip-flop aiming at glitch and charge sharing free
Jia et al. A novel low-power and high-speed dual-modulus prescaler based on extended true single-phase clock logic
Reuben et al. Low power, high speed hybrid clock divider circuit
Wu et al. Low-power design of sequential circuits using a quasi-synchronous derived clock
Kuamar et al. Low Power High Speed 15-Transistor Static True Single Phase Flip Flop
Dai et al. Structure and design method for pulse-triggered flip-flops at switch level
Jia et al. A low-power high-speed 32/33 prescaler based on novel divide-by-4/5 unit with improved true single-phase clock logic
Nakata et al. A low power multiplier using adiabatic charging binary decision diagram circuit
Saavedra A microwave frequency divider using an inverter ring and transmission gates
Hemapradhap et al. High speed low-power true single-phase clock divide-by-16/17 dual-modulus prescaler using 130nm CMOS process with a Vdd of 1.2 V
Moon Correction to" CMOS high-frequency switched-capacitor filters for telecommunication applications"
Pandey et al. Implementation of Low-Power Frequency Divider Circuit using GDI Technique
Agarwal et al. Comparative analysis of low power high performance flip–flops in the 0.13 µm technology