[go: up one dir, main page]

Ruehli et al., 2002 - Google Patents

Progress in the methodologies for the electrical modeling of interconnects and electronic packages

Ruehli et al., 2002

View PDF
Document ID
3613986925228059205
Author
Ruehli A
Cangellaris A
Publication year
Publication venue
Proceedings of the IEEE

External Links

Snippet

The rapid growth of the electrical modeling and analysis of the interconnect structure, both at the electronic chip and package level, can be attributed to the increasing importance of the electromagnetic properties of the interconnect circuit on the overall electrical performance of …
Continue reading at cc.ee.ntu.edu.tw (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Ruehli et al. Progress in the methodologies for the electrical modeling of interconnects and electronic packages
Ruehli et al. Circuit models for three-dimensional geometries including dielectrics
Cangellaris et al. Electromagnetic model order reduction for system-level modeling
Ruehli et al. Nonorthogonal PEEC formulation for time-and frequency-domain EM and circuit modeling
Na et al. Modeling and transient simulation of planes in electronic packages
Pinello et al. Hybrid electromagnetic modeling of noise interactions in packaged electronics based on the partial-element equivalent-circuit formulation
Ferranti et al. Multipoint full-wave model order reduction for delayed PEEC models with large delays
Restle et al. Full-wave PEEC time-domain method for the modeling of on-chip interconnects
Garrett et al. Accuracy and stability improvements of integral equation models using the partial element equivalent circuit (PEEC) approach
Wang et al. Generalized Kirchoff's current and voltage law formulation for coupled circuit-electromagnetic simulation with surface integral equations
Ekman Electromagnetic modeling using the partial element equivalent circuit method
Ruehli et al. Skin-effect loss models for time-and frequency-domain PEEC solver
Ling et al. Large-scale broad-band parasitic extraction for fast layout verification of 3-D RF and mixed-signal on-chip structures
Antonini et al. The partial elements equivalent circuit method: The state of the art
Bondarenko et al. Development of simple physics-based circuit macromodel from PEEC
Fan et al. Modeling DC power-bus structures with vertical discontinuities using a circuit extraction approach based on a mixed-potential integral equation
Kopcsay et al. A comprehensive 2-D inductance modeling approach for VLSI interconnects: Frequency-dependent extraction and compact circuit model synthesis
Antonini Fast multipole method for time domain PEEC analysis
Yang et al. A time-domain surface integral technique for mixed electromagnetic and circuit simulation
Park et al. Fast and accurate calculation of system-level ESD noise coupling to a signal trace by PEEC model decomposition
Gala et al. Inductance model and analysis methodology for high-speed on-chip interconnect
Marques et al. Generating compact, guaranteed passive reduced-order models of 3-D RLC interconnects
Achar Modeling of high-speed interconnects for signal integrity analysis: Part I
Cangellaris et al. Passive reduced-order modeling of electromagnetic systems
Daniel Simulation and modeling techniques for signal integrity and electromagnetic interference on high frequency electronic systems