Kim et al., 1998 - Google Patents
Design of a built-in current sensor for I/sub DDQ/testingKim et al., 1998
View PDF- Document ID
- 364374033751730052
- Author
- Kim J
- Hong S
- Kim J
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
I/sub DDQ/testing can cover the traditional stuck-at-faults as well as other defects that may affect reliability. One of the most critical issues in I/sub DDQ/testing is a built-in current sensor (BICS) that can be used to detect abnormal static currents. The most serious problem …
- 238000004088 simulation 0 abstract description 13
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318594—Timing aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
- G01R31/3004—Current or voltage test
- G01R31/3008—Quiescent current [IDDQ] test or leakage current test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2868—Complete testing stations; systems; procedures; software aspects
- G01R31/287—Procedures; Software aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/04—Testing connections, e.g. of plugs, of non-disconnectable joints
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5006—Current
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kim et al. | Design of a built-in current sensor for I/sub DDQ/testing | |
| Acken | Testing for bridging faults (shorts) in CMOS circuits | |
| Soden et al. | CMOS IC stuck-open-fault electrical effects and design considerations | |
| Rajsuman | Iddq testing for CMOS VLSI | |
| US6714032B1 (en) | Integrated circuit early life failure detection by monitoring changes in current signatures | |
| Shen et al. | A 2-ns detecting time, 2-mu m CMOS built-in current sensing circuit | |
| Steininger | Testing and built-in self-test–A survey | |
| Hurst et al. | A differential built-in current sensor design for high speed IDDQ testing | |
| Perry | I/sub DDQ/TESTING IN CMOS DIGITAL ASIC'S-PUTTING IT ALL TOGETHER | |
| WO1997018481A1 (en) | Method and apparatus for use in iddq integrated circuit testing | |
| Saikiran et al. | Robust Built-in Defect-Detection for Low Drop-Out Regulators using Digital Mismatch Injection | |
| Lo et al. | Design of Static CMOS Self-Checking Circuits using Built-In Current Sensing. | |
| Yang et al. | Improving bus test via IDDT and boundary scan | |
| Shen et al. | On-chip current sensing circuit for CMOS VLSI | |
| US6718524B1 (en) | Method and apparatus for estimating state-dependent gate leakage in an integrated circuit | |
| Rodriguez-Irago et al. | Dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-VDD test | |
| Liu et al. | Dynamic power supply current testing of CMOS SRAMs | |
| Kruseman | Comparison of defect detection capabilities of current-based and voltage-based test methods | |
| Yang et al. | Circuit and methodology for testing small delay faults in the clock network | |
| JPH07218578A (en) | Method and circuit for testing defect of cmos or bicmos integrated circuit | |
| Chang et al. | Detecting bridging faults in dynamic CMOS circuits | |
| Smith et al. | A practical implementation of bics for safety-critical applications | |
| Abu et al. | Augmenting ESD and EOS physical analysis with per pin ESD and leakage DFT | |
| US6968519B2 (en) | System and method for using IDDQ pattern generation for burn-in tests | |
| KWAK et al. | Novel built-in current sensor for on-line current testing |