Mehra et al., 2022 - Google Patents
Design of hexagonal oscillator for true random number generationMehra et al., 2022
- Document ID
- 3704049881601023461
- Author
- Mehra K
- Kumar D
- Kandpal K
- Misra P
- Goswami M
- Publication year
- Publication venue
- 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
External Links
Snippet
This paper presents the design of a low power, high speed true random number generator (TRNG) based on hexagonal ring oscillator-based topology targeted for cryptographic application. The proposed design takes the advantage of jitter provided by the two …
- 238000000034 method 0 abstract description 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
- H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Gong et al. | True random number generators using electrical noise | |
| Vasyltsov et al. | Fast digital TRNG based on metastable ring oscillator | |
| Cao et al. | A new energy-efficient and high throughput two-phase multi-bit per cycle ring oscillator-based true random number generator | |
| Mei et al. | A highly flexible lightweight and high speed true random number generator on FPGA | |
| kumar Singh et al. | Design of LFSR circuit based on high performance XOR gate | |
| Ning et al. | Design and validation of high speed true random number generators based on prime-length ring oscillators | |
| Luo et al. | A 2.5 pJ/bit PVT-tolerant true random number generator based on native-NMOS-regulated ring oscillator | |
| Tupparwar et al. | A hybrid true random number generator using ring oscillator and digital clock manager | |
| Jin et al. | A dynamically reconfigurable entropy source circuit for high-throughput true random number generator | |
| Shanta et al. | Design of a lightweight reconfigurable prng using three transistor chaotic map | |
| Williams et al. | A novel 0.04 pj/bit dynamic trng using bit reconfigurable ring oscillators | |
| Mehra et al. | Design of hexagonal oscillator for true random number generation | |
| Gudla et al. | Design and implementation of digital clock manager based pseudo-true random number generator | |
| Kirtonia et al. | Jitter-based true random number generator with dynamic selection bit reconfiguration | |
| Dehghanzadeh et al. | MBM PUF: A Multi-Bit Memory-Based Physical Unclonable Function | |
| Wang et al. | Design of ultra-high throughput and resource efficiency TRNG based on NAND-XOR and feedback XOR ring oscillators | |
| Kumar et al. | Design of energy efficient true random number generator using mux-metastable approach | |
| JP2007520798A (en) | Random number generator and method using digital logic | |
| Petrie et al. | A noise-based random bit generator IC for applications in cryptography | |
| Mehraban et al. | True random number generator relying on multiple entropy source and triple oscillator for cryptographic purposes | |
| Yang et al. | A 200Mbps random number generator with jitter-amplified oscillator | |
| Basha et al. | Implementation of LFSR counter using CMOS VLSI technology | |
| Acar et al. | A random number generator based on irregular sampling and transient effect ring oscillators | |
| Meka et al. | Metastability Influenced PUF for cryptographic key generation: a FPGA Approach | |
| Kumar et al. | A 138 mbps jitter based power efficient true random number generator |