Walke et al., 2000 - Google Patents
An FPGA based digital radar receiver for soft radarWalke et al., 2000
- Document ID
- 3749807927359555059
- Author
- Walke R
- Dudley J
- Sadler D
- Publication year
- Publication venue
- Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No. 00CH37154)
External Links
Snippet
Field programmable gate arrays (FPGAs) offer much of the flexibility of programmable DSP processors but with performance closer to application specific integrated circuits (ASICs). As a consequence their use is rapidly growing in demanding DSP applications where low …
- 235000019800 disodium phosphate 0 abstract description 5
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
- H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0628—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing the input and output signals being derived from two separate clocks, i.e. asynchronous sample rate conversion
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0294—Variable filters; Programmable filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
- H04B1/28—Circuits for superheterodyne receivers the receiver comprising at least one semiconductor device having three or more electrodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7782991B2 (en) | Fractionally related multirate signal processor and method | |
| US10555256B2 (en) | Re-sampling with reduced power consumption and complexity | |
| EP2493074B1 (en) | Configurable filter and receiver incorporating same | |
| US9014319B1 (en) | Cancellation pulse crest factor reduction | |
| EP0741472A2 (en) | Method and circuit arrangement for processing variable symbol rates | |
| Liu et al. | Design and FPGA implementation of a reconfigurable digital down converter for wideband applications | |
| WO2008034027A2 (en) | Processor architecture for programmable digital filters in a multi-standard integrated circuit | |
| Walke et al. | An FPGA based digital radar receiver for soft radar | |
| US9438203B1 (en) | Dynamically programmable digital signal processing blocks for finite-impulse-response filters | |
| US8188803B2 (en) | Apparatus and method for digital up converting in a mobile communication system | |
| Beygi et al. | An FPGA-based irrational decimator for digital receivers | |
| US7412471B2 (en) | Discrete filter having a tap selection circuit | |
| Bijlsma et al. | An optimal architecture for a DDC | |
| Pasham et al. | Transposed form FIR filters | |
| CN115694426A (en) | Low Power Finite Impulse Response Filters | |
| US9893714B2 (en) | Configurable FIR filter with segmented cells | |
| Santhosh et al. | Design and VLSI Implementation of interpolators/decimators for DUC/DDC | |
| Sun et al. | An improved DRFM system based on digital channelized receiver | |
| Stapleton et al. | The use of field programmable gate arrays in high performance radar signal processing applications | |
| Gerhardt et al. | Digital down Converter optimization | |
| Jeng et al. | Multi-mode digital IF downconverter for software radio application | |
| Kalidindi et al. | Implementation of area efficient multiple passband FIR filter for 5G applications | |
| Tammali et al. | FPGA Implementation of Polyphase Mixing and Area efficient Polyphase FIR Decimation algorithm for High speed Direct RF sampling ADCs | |
| Avinash et al. | Design of digital down converter using computation sharing multiplier architecture | |
| RU59354U1 (en) | WIDTH MULTI-CHANNEL RADIO RECEIVER OF HF RANGE |