Tlelo-Cuautle et al., 2007 - Google Patents
Numerical simulation of Chua's circuit oriented to circuit synthesisTlelo-Cuautle et al., 2007
View PDF- Document ID
- 3803107073532473791
- Author
- Tlelo-Cuautle E
- Mufioz-Pacheco J
- Publication year
- Publication venue
- International Journal of Nonlinear Sciences and Numerical Simulation
External Links
Snippet
The application of numerical methods based on polynomial approximation and multistep  algorithm is presented to simulate the behavior of a chaotic oscillator, eg Chua's circuit,  which consists of five circuit elements: one linear resistor, one inductor, two capacitors and … 
    - 230000015572 biosynthetic process 0 title abstract description 16
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
 
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
 
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
 
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
 
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
 
- 
        - G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| Julian et al. | High-level canonical piecewise linear representation using a simplicial partition | |
| Talukdar et al. | Generalized model for memristor-based Wien family oscillators | |
| Chen et al. | Verilog-A compatible recurrent neural network model for transient circuit simulation | |
| Tlelo-Cuautle et al. | Numerical simulation of Chua's circuit oriented to circuit synthesis | |
| Tan et al. | A simple inductor-free memristive circuit with three line equilibria | |
| Gunasekaran et al. | Dynamical analysis and sampled-data stabilization of memristor-based Chua’s circuits | |
| Pouncey et al. | A spark gap model for LTspice and similar circuit simulation software | |
| Yadav et al. | An electronically tunable meminductor emulator and its application in chaotic oscillator and adaptive learning circuit | |
| Türk et al. | Modelling and simulation of the multi-scroll chaotic attractors using bond graph technique | |
| KR101449212B1 (en) | Apparatus and method for modeling controller of CAN bus simulator | |
| Tlelo-Cuautle et al. | Designing Chua’s circuit from the behavioral to the transistor level of abstraction | |
| Tlelo-Cuautle et al. | Frequency scaling simulation of Chua’s circuit by automatic determination and control of step-size | |
| US7369974B2 (en) | Polynomial generation method for circuit modeling | |
| Rayas-Sánchez et al. | System-level measurement-based design optimization by space mapping technology | |
| CUAUTLE et al. | Numerical simulation of chua’s circuit oriented to circuit synthesis | |
| Kolarova | Statistical estimates of stochastic solutions of RL electrical circuits | |
| CN104749957A (en) | Method for accurately configuring all Lyapunov indexes of constant discrete linear system | |
| US8682621B2 (en) | Simulating the transmission of asymmetric signals in a computer system | |
| Wang et al. | A waveform relaxation technique for steady state initialization of circuits with nonlinear elements and ideal diodes | |
| Karimov et al. | Comparison of analog and numerical chaotic system simulation | |
| Song et al. | Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations | |
| Güngör et al. | A logistic map Runge Kutta-4 solution for FPGA using fixed point representation | |
| Biolkova et al. | Memristor modeling based on its constitutive relation | |
| Yu et al. | A new modified nodal analysis for nano-scale memristor circuit simulation | |
| Muñoz-Pacheco et al. | Synchronization of n-scrolls chaotic systems synthesized from high-level behavioral modeling |