[go: up one dir, main page]

Lescot et al., 2012 - Google Patents

Static low power verification at transistor level for SoC design

Lescot et al., 2012

Document ID
3817614284687208775
Author
Lescot J
Bligny V
Medhat D
Chollat-Namy D
Lu Z
Billy S
Hofmann M
Publication year
Publication venue
Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design

External Links

Snippet

This paper presents a transistor-level verification flow to detect electrical overstress, static leakage and ESD-CDM issues in large low power SoC circuits. With innovative features like Spice patterns recognition and static voltage propagation by Calibre® PERC™, this …
Continue reading at dl.acm.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
KR101832117B1 (en) Integrated circuit design using generation and instantiation of circuit stencils
Hapke et al. Cell-aware test
US7617467B2 (en) Electrostatic discharge device verification in an integrated circuit
US9715566B2 (en) Computer implemented system and method of translation of verification commands of an electronic design
Salman et al. Exploiting setup–hold-time interdependence in static timing analysis
Lescot et al. Static low power verification at transistor level for SoC design
CN102306210A (en) MOS transistor modeling method for verifying consistency of layout and schematic diagram
US8191030B2 (en) Identifying parasitic diode(s) in an integrated circuit physical design
Baird et al. VerifyESD: A tool for efficient circuit level ESD simulations of mixed-signal ICs
TWI775299B (en) Computer-implemented method of performing voltage rule checking in an electronic design automation platform
US20120004896A1 (en) Component behavior modeling using separate behavior model
Lescot et al. A comprehensive ESD verification flow at transistor level for large SoC designs
zu Bexten et al. Physical verification flow for hierarchical analog ic design constraints
Eissa et al. Parametric dfm solution for analog circuits: electrical-driven hotspot detection, analysis, and correction flow
Srinivasan et al. Physics to Tapeout: The Challenge of Scaling Reliability Verification
Hogan et al. Using static voltage analysis and voltage-aware DRC to identify EOS and oxide breakdown reliability issues
Khazhinsky et al. Electronic design automation (EDA) solutions for ESD-robust design and verification
Yang et al. FROSTY: A program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits
Birrer et al. Schematic-driven substrate noise coupling analysis in mixed-signal IC designs
Chen et al. Design methodology and protection strategy for ESD-CDM robust digital system design in 90-nm and 130-nm technologies
Meng et al. Effective ESD Design Through PERC Programming
Galić et al. A Standalone Graph-Theory Based Tool for Full-Chip ESD Verification
Medhat Reliability approaches for automotive electronic systems
Vignesh et al. Designing of Adiabatic Approach for power efficient full adder circuits
Liu et al. An efficient graph-based algorithm for ESD current path analysis