[go: up one dir, main page]

CN104008997A - Ultra-low dielectric constant insulating film and manufacturing method thereof - Google Patents

Ultra-low dielectric constant insulating film and manufacturing method thereof Download PDF

Info

Publication number
CN104008997A
CN104008997A CN201410243600.0A CN201410243600A CN104008997A CN 104008997 A CN104008997 A CN 104008997A CN 201410243600 A CN201410243600 A CN 201410243600A CN 104008997 A CN104008997 A CN 104008997A
Authority
CN
China
Prior art keywords
insulating film
dielectric constant
low dielectric
ultra
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410243600.0A
Other languages
Chinese (zh)
Inventor
丁士进
丁子君
张卫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fudan University
Original Assignee
Fudan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fudan University filed Critical Fudan University
Priority to CN201410243600.0A priority Critical patent/CN104008997A/en
Priority to PCT/CN2014/000708 priority patent/WO2015184573A1/en
Publication of CN104008997A publication Critical patent/CN104008997A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76837Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/50Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
    • C23C16/513Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using plasma jets
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1005Formation and after-treatment of dielectrics

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

本发明公开了一种超低介电常数绝缘薄膜及其制备方法,该方法包含:步骤1.利用等离子体增强化学气相沉积技术沉积薄膜:MTES和LIMO作为反应源,氦气为载气被导入到化学气相沉积反应腔中,沉积形成50-100nm的绝缘层,MTES和LIMO的流量比=1∶1~1∶2.5;步骤2.采用Ar等离子体对绝缘层表面进行原位处理以形成致密的修饰层;步骤3.重复上述步骤1和2,得到目标厚度的绝缘薄膜;步骤4.对绝缘薄膜进行高温退火,形成超低介电常数绝缘薄膜。本发明创新性地采用了交替等离子体增强化学气相沉积绝缘薄膜和后等离子体处理的方法,工艺简单,沉积速率快,形成的薄膜具有良好的抗吸湿性,与集成工艺相兼容,成膜质量好,能够充分满足先进集成电路对低介电常数材料的电学性能、力学性能以及绝缘性能的要求。

The invention discloses an ultra-low dielectric constant insulating film and a preparation method thereof. The method comprises: Step 1. Depositing a film by using plasma-enhanced chemical vapor deposition technology: MTES and LIMO are used as reaction sources, and helium is introduced as a carrier gas Into the chemical vapor deposition reaction chamber, deposit and form an insulating layer of 50-100nm, the flow ratio of MTES and LIMO=1:1~1:2.5; Step 2. Use Ar plasma to treat the surface of the insulating layer in situ to form a dense Step 3. Repeat the above steps 1 and 2 to obtain an insulating film with a target thickness; Step 4. Perform high-temperature annealing on the insulating film to form an ultra-low dielectric constant insulating film. The invention innovatively adopts the method of alternating plasma enhanced chemical vapor deposition insulating film and post-plasma treatment, the process is simple, the deposition rate is fast, the formed film has good moisture absorption resistance, is compatible with the integration process, and the film forming quality Well, it can fully meet the requirements of advanced integrated circuits for the electrical properties, mechanical properties and insulation properties of low dielectric constant materials.

Description

一种超低介电常数绝缘薄膜及其制备方法A kind of ultra-low dielectric constant insulating film and preparation method thereof

技术领域 technical field

本发明属于超大规模集成电路(ULSI)互连技术领域,具体为用于填充互连金属层之间的低介电常数绝缘薄膜的制备方法。  The invention belongs to the technical field of ultra-large-scale integrated circuit (ULSI) interconnection, in particular to a preparation method for filling a low dielectric constant insulating film between interconnection metal layers. the

背景技术 Background technique

随着器件尺寸不断减小到深亚微米,就要求采用多层互连结构,以使由于寄生电阻(R)和电容(C)而产生的延时最小化。由于RC延时的增加,在栅上获得的器件速度的增益被金属互连线之间的传播延时所抵消;参见刘鸣,刘玉玲,刘博等.“低k介质与铜互连集成工艺”.[J].《微纳电子技术》, 2006,10(6):464-469。为了减小ULSI电路中的RC常数,需要互连材料具有低电阻率和膜层间的低电容。众所周知, ,其中是介电常数,A为面积,d为电介质膜层厚度,介电长数等于k和ε0的乘积,ε0为真空的介电常数,k为相对介电常数。考虑低电容情况,通过增加介电层膜厚(引起间隙填充更困难)或减小导线厚度和面积(导致电阻增加)来降低寄生电容是更不容易的。所以,这就要求材料有更低的介电常数,由此产生对低介电常数材料的需求。  As device dimensions continue to shrink into the deep sub-micron, multilayer interconnect structures are required to minimize delays due to parasitic resistance (R) and capacitance (C). Due to the increased RC delay, the gain in device speed obtained at the gate is offset by the propagation delay between the metal interconnect lines; see Liu Ming, Liu Yuling, Liu Bo et al. "Low-k Dielectric and Copper Interconnect Integrated Process ".[J]. "Micro-Nano Electronics Technology", 2006, 10(6): 464-469. In order to reduce the RC constant in ULSI circuits, the interconnection material is required to have low resistivity and low capacitance between film layers. As we all know, ,in is the dielectric constant, A is the area, d is the thickness of the dielectric film, and the dielectric length Equal to the product of k and ε 0 , ε 0 is the permittivity of vacuum, and k is the relative permittivity. Considering the low capacitance case, it is not easy to reduce the parasitic capacitance by increasing the film thickness of the dielectric layer (causing more difficult gap filling) or reducing the thickness and area of the wire (causing increased resistance). Therefore, this requires the material to have a lower dielectric constant, thus creating a demand for low dielectric constant materials.

超大规模集成电路不断发展,要求采用介电常数更低的材料即k<2.6的介质薄膜,然而材料的介电常数主要与材料的总极化率以及材料的密度相关,目前获得超低介电常数材料主要是通过在介质基体中引入孔隙(介电常数约等于1)来实现的,这主要因为引入孔隙可以有效降低材料本身的密度。根据国内外的文献(如,Miller R.D. 米勒R.D.等In search of low-k dielectrics.低-k介电常数的研究[J]. 《Science科学》, 1999, 286(5439): 421-423)及中国专利(丁士进等,“一种多孔超低介电常数材料薄膜及其制备方法”,公开号CN 101789418 A)报道,多孔薄膜材料中的孔隙通常是在前驱体中添加模板剂,再通过热处理方法除去模板剂,从而获得多孔薄膜材料。此方法例如,Shen等人以正硅酸乙酯(TEOS)为硅源,十六烷基三甲基溴化铵(CTAB)为模板剂,在酸性条件下采用溶胶凝胶方法制备出多孔薄膜材料,孔径为4nm,介电常数为2.5(参考文献J. Shen, A. Luo, L. F. Yao, et al. Low dielectric constant silica films with ordered nanoporous structure [J]. Materials science and Engineering, 2007,27(5-8):1145-1148)。但是上述专利“一种多孔超低介电常数材料薄膜及其制备方法”中提到的低介电常数薄膜的制备方法为旋涂(spin-coating)成膜,旋涂方法制备的薄膜多存在成膜质量较差,厚度不均一等问题,因此现代大规模集成电路工艺已经基本不采用旋涂方法制备薄膜,而是采用本发明提到的等离子体增强化学气相沉积(plasma enhanced chemical vapor deposition,PECVD)方法。相比较旋涂方法,利用PECVD技术制备低介电常数薄膜具有均匀性和重复性好,可大面积成膜,台阶覆盖优良。另外,薄膜成分和厚度易于控制,且使用范围广,设备简易,易于产业化,效率高且成本低。  The continuous development of ultra-large-scale integrated circuits requires the use of materials with lower dielectric constants, that is, dielectric films with k<2.6. However, the dielectric constant of materials is mainly related to the total polarizability of materials and the density of materials. At present, ultra-low dielectric constants have been obtained. The constant material is mainly realized by introducing pores (dielectric constant is approximately equal to 1) in the dielectric matrix, mainly because the introduction of pores can effectively reduce the density of the material itself. According to domestic and foreign literature (for example, Miller R.D. Miller R.D. etc. In search of low-k dielectrics. Research on low-k dielectric constant [J]. "Science Science", 1999, 286 (5439): 421-423) And Chinese patents (Ding Shijin et al., "A porous ultra-low dielectric constant material film and its preparation method", publication number CN 101789418 A) report that the pores in the porous film material are usually added with a template in the precursor, and then pass The heat treatment method removes the templating agent, thereby obtaining a porous film material. For example, Shen et al. used tetraethyl orthosilicate (TEOS) as the silicon source, cetyltrimethylammonium bromide (CTAB) as the template agent, and prepared porous films by sol-gel method under acidic conditions. Materials with a pore size of 4nm and a dielectric constant of 2.5 (reference J. Shen, A. Luo, L. F. Yao, et al. Low dielectric constant silica films with ordered nanoporous structure [J]. Materials science and Engineering, 2007 , 27(5-8):1145-1148). However, the preparation method of the low dielectric constant film mentioned in the above-mentioned patent "a porous ultra-low dielectric constant material film and its preparation method" is spin-coating (spin-coating) film formation, and the films prepared by the spin-coating method mostly exist The quality of the film is poor, the thickness is not uniform, etc. Therefore, the modern large-scale integrated circuit technology basically does not use the spin coating method to prepare the film, but uses the plasma enhanced chemical vapor deposition (plasma enhanced chemical vapor deposition) mentioned in the present invention. PECVD) method. Compared with the spin coating method, the use of PECVD technology to prepare low dielectric constant films has good uniformity and repeatability, and can form large-area films with excellent step coverage. In addition, the composition and thickness of the film are easy to control, and have a wide application range, simple equipment, easy industrialization, high efficiency and low cost. the

自从2001年Grill等人首次报道PECVD技术制备出了低介电常数多孔薄膜材料以来,国际上陆续出现了相关的文献报道,如表1所示:  Since Grill et al first reported in 2001 that PECVD technology prepared porous thin film materials with low dielectric constant, related literature reports have appeared in the world, as shown in Table 1:

表1. PECVD方法制备低介电常数多孔薄膜材料 Table 1. Preparation of low dielectric constant porous thin film materials by PECVD method

   

参考文献5: R. Navamathavan, C. K. Choi. Plasma enhanced chemical vapor deposition of low dielectric constant SiOC(-H) films using MTES/O2 precursor [J], Thin Solid Films, 2007, 515(12): 5040-5044. Reference 5: R. Navamathavan, C. K. Choi. Plasma enhanced chemical vapor deposition of low dielectric constant SiOC(-H) films using MTES/O 2 precursor [J], Thin Solid Films, 2007, 515(12): 5040-5044 .

参考文献6:Grill Alfred. Plasma enhanced chemical vapor deposited SiCOH dielectrics: from low-k to extreme low-k interconnect materials [J], Journal of Applied Physics, 2003, 93(3): 1785-1790. Reference 6: Grill Alfred. Plasma enhanced chemical vapor deposited SiCOH dielectrics: from low-k to extreme low-k interconnect materials [J], Journal of Applied Physics, 2003, 93(3): 1785-1790.

参考文献7:S.-K. Kwak, K.-H. Jeong, S.-W. Rhee et al., Nanocomposite Low-k SiCOH Films by Direct PECVD Using Vinyltrimethylsilane [J]. Journal of the Electrochemical Society, 2004, 151(2): F11-F16.  Reference 7: S.-K. Kwak, K.-H. Jeong, S.-W. Rhee et al., Nanocomposite Low-k SiCOH Films by Direct PECVD Using Vinyltrimethylsilane [J]. Journal of the Electrochemical Society, 2004 , 151(2): F11-F16.

如表1中所示,文献5和7中报道分别采用MTES+O2和VTMS+O2为前驱体,不同温度下利用PECVD技术沉积薄膜,最终的退火温度分别为500℃和450℃,然而如此高的退火温度条件不能满足通常的集成电路后道工艺对低介电常数材料的热稳定性要求(≤420℃)。文献6采用热处理方法去除成孔剂得到介电常数为2.05的薄膜材料,但是力学性能不理想,很难满足工艺界对薄膜材料的要求。本发明利用具有新颖性的MTES和LIMO的混合前驱体,创新性地采用交替PECVD绝缘薄膜和后等离子体处理的方法,即将绝缘层沉积步骤和致密层形成步骤交替进行,形成的薄膜具有抗吸湿性强,力学性能好,薄膜退火温度低,与集成工艺相兼容等优点。 As shown in Table 1, literatures 5 and 7 reported using MTES+O 2 and VTMS+O 2 as precursors, and deposited films by PECVD at different temperatures. The final annealing temperatures were 500°C and 450°C, respectively. However, Such a high annealing temperature condition cannot meet the thermal stability requirements (≤420°C) for low dielectric constant materials in the usual integrated circuit back-end process. Document 6 uses heat treatment to remove the porogen to obtain a thin film material with a dielectric constant of 2.05, but the mechanical properties are not ideal, and it is difficult to meet the requirements of the technology industry for thin film materials. The present invention utilizes the novel mixed precursor of MTES and LIMO, innovatively adopts the method of alternating PECVD insulating film and post-plasma treatment, that is, the step of insulating layer deposition and the step of dense layer formation are carried out alternately, and the formed film has anti-moisture absorption Strong resistance, good mechanical properties, low film annealing temperature, and compatibility with integrated processes.

发明内容 Contents of the invention

本发明的目的是提供一种超低介电常数绝缘薄膜的制备方法,通过该方法制备的绝缘薄膜具有理想的电学性能和力学性能,可用于极大规模集成电路互连技术领域。  The purpose of the present invention is to provide a method for preparing an ultra-low dielectric constant insulating film. The insulating film prepared by the method has ideal electrical and mechanical properties and can be used in the technical field of very large scale integrated circuit interconnection. the

为了达到上述目的,本发明提供了一种超低介电常数绝缘薄膜的制备方法,该方法包含如下具体步骤:  In order to achieve the above object, the invention provides a kind of preparation method of ultra-low dielectric constant insulating film, and this method comprises following concrete steps:

步骤1,利用等离子体增强化学气相沉积技术沉积薄膜:以甲基三乙氧基硅烷和柠檬烯为反应源,且甲基三乙氧基硅烷和柠檬烯均以氦气为载气被导入到化学气相沉积反应腔中,沉积形成50-100nm的绝缘层,其中,甲基三乙氧基硅烷与柠檬烯的流量比=1:1~1:2.5,该流量以克/分钟计; Step 1, using plasma-enhanced chemical vapor deposition technology to deposit thin films: methyltriethoxysilane and limonene are used as reaction sources, and both methyltriethoxysilane and limonene are introduced into the chemical vapor phase with helium as the carrier gas In the deposition reaction chamber, an insulating layer of 50-100 nm is deposited and formed, wherein the flow ratio of methyltriethoxysilane to limonene is 1:1~1:2.5, and the flow rate is measured in grams/minute;

步骤2,在上述腔体中采用Ar或He等离子体对绝缘层表面进行原位处理1-5分钟,形成致密的修饰层,此修饰层的作用是阻止水分子在整个绝缘层中由上而下的扩散,从而降低了上述绝缘层中孔隙对水的吸附,遏制了吸水导致介电常数的上升; Step 2, use Ar or He plasma in the above cavity to treat the surface of the insulating layer in situ for 1-5 minutes to form a dense modified layer, which is used to prevent water molecules from top to bottom in the entire insulating layer. Diffusion under the environment, thereby reducing the adsorption of water to the pores in the above insulating layer, and curbing the increase in the dielectric constant caused by water absorption;

步骤3,重复上述步骤1和2,直到达到绝缘薄膜的目标厚度,得到绝缘薄膜; Step 3, repeating the above steps 1 and 2 until the target thickness of the insulating film is reached to obtain the insulating film;

步骤4,在惰性气氛中,对步骤3得到的绝缘薄膜进行高温退火,去除其中的碳氢基团(该碳氢基团包括前躯体中的碳氢基团以及柠檬烯中的碳氢基团),从而形成一种具有多孔结构的超低介电常数绝缘薄膜。 Step 4, in an inert atmosphere, perform high-temperature annealing on the insulating film obtained in step 3 to remove the hydrocarbon groups (the hydrocarbon groups include the hydrocarbon groups in the precursor and the hydrocarbon groups in limonene) , thus forming an ultra-low dielectric constant insulating film with a porous structure.

上述的方法,其中,步骤1中的沉积工艺所使用的射频频率为13.56MHz,反应腔体中初始真空为0.018-0.02托,沉积绝缘层时的衬底温度为100-400℃,功率为200-600瓦,工作压强为2-5托(1托 = 133.322Pa),导入反应腔中MTES流量为1.0-2.0克/分钟, LIMO流量为1.0-3.5克/分钟,He载气流量为500 - 5000sccm。  The above method, wherein the radio frequency frequency used in the deposition process in step 1 is 13.56 MHz, the initial vacuum in the reaction chamber is 0.018-0.02 Torr, the substrate temperature when depositing the insulating layer is 100-400 ° C, and the power is 200 -600 watts, the working pressure is 2-5 Torr (1 Torr = 133.322Pa), the MTES flow into the reaction chamber is 1.0-2.0 g/min, the LIMO flow is 1.0-3.5 g/min, and the He carrier gas flow is 500 - 5000 sccm. the

上述的方法,其中,在步骤2中,Ar或He等离子体表面处理时功率为300-600瓦,处理时间为1-5分钟,气压为2-8托。  The above method, wherein, in step 2, the power of Ar or He plasma surface treatment is 300-600 watts, the treatment time is 1-5 minutes, and the air pressure is 2-8 Torr. the

上述的方法,其中,在步骤4中,退火温度为200-420℃,退火炉中的压强为0.2-0.3托,退火时间为2-6小时,退火气氛为氩气或者氮气。优选地,上述的退火工艺中,5-30分钟内由室温上升到所述退火温度。  The above method, wherein, in step 4, the annealing temperature is 200-420° C., the pressure in the annealing furnace is 0.2-0.3 Torr, the annealing time is 2-6 hours, and the annealing atmosphere is argon or nitrogen. Preferably, in the above annealing process, the annealing temperature is raised from room temperature to the annealing temperature within 5-30 minutes. the

上述的方法,其中,所述甲基三乙氧基硅烷和柠檬烯在导入反应腔体之前的汽化温度分别为50 - 60℃和60 -100℃。  The above method, wherein the vaporization temperatures of the methyltriethoxysilane and limonene before being introduced into the reaction chamber are 50-60°C and 60-100°C, respectively. the

本发明还提供了一种采用上述的方法制备的超低介电常数绝缘薄膜,其中,该绝缘薄膜包含:若干层绝缘层;该每层绝缘层上均设置有修饰层,在绝缘层内部具有若干孔隙;该超低介电常数绝缘薄膜介电常数为2.2-2.4,在1MV/cm时的漏电流密度为10-9-10-8A/cm2;杨氏模量为4.2-17GPa,硬度为0.5-1.3GPa。  The present invention also provides an ultra-low dielectric constant insulating film prepared by the above-mentioned method, wherein the insulating film comprises: several insulating layers; each insulating layer is provided with a modification layer, and inside the insulating layer is a Several pores; the dielectric constant of the ultra-low dielectric constant insulating film is 2.2-2.4, and the leakage current density at 1MV/cm is 10 -9 -10 -8 A/cm 2 ; Young's modulus is 4.2-17GPa, The hardness is 0.5-1.3GPa.

本发明提供的超低介电常数绝缘薄膜的制备方法是分别以MTES和LIMO为反应源,在He载气的携带下导入反应腔体,采用等离子体增强化学气相沉积技术沉积形成绝缘层,然后采用氩气(Ar)或氦气(He)等离子对前述绝缘层表面进行原位处理,形成致密的修饰层,重复上述过程直至达到要求厚度的薄膜,最后将该薄膜置于高温下退火,以去除碳氢基团,从而形成超低介电常数多孔绝缘薄膜。  The preparation method of the ultra-low dielectric constant insulating film provided by the present invention is to use MTES and LIMO as the reaction source respectively, introduce the reaction chamber under the carrier gas of He, adopt the plasma enhanced chemical vapor deposition technology to deposit and form the insulating layer, and then Use argon (Ar) or helium (He) plasma to in-situ treat the surface of the insulating layer to form a dense modified layer, repeat the above process until the film with the required thickness is reached, and finally place the film at high temperature for annealing. Hydrocarbon groups are removed to form ultra-low dielectric constant porous insulating films. the

本发明所提供的薄膜采用具有新颖性的反应源MTES和LIMO,简单易得,使用安全,副产物对环境无污染,制备的薄膜介电常数处于2.2-2.4范围内,在满足超低介电常数的同时还具有较优异的力学特性。另外,薄膜还拥有优良的绝缘性能,在1MV/cm的外电场下,漏电流密度可以达到10-9-10-8A/cm2。因此,本发明所制备的超低介电常数绝缘薄膜能够充分满足先进集成电路对低介电常数材料的电学性能、力学性能以及绝缘性能的要求。  The film provided by the present invention adopts novel reaction sources MTES and LIMO, which are simple and easy to obtain, safe to use, and the by-products do not pollute the environment. It also has excellent mechanical properties. In addition, the film also has excellent insulating properties, and the leakage current density can reach 10 -9 -10 -8 A/cm 2 under an external electric field of 1MV/cm. Therefore, the ultra-low dielectric constant insulating film prepared by the invention can fully meet the requirements of advanced integrated circuits on the electrical properties, mechanical properties and insulating properties of low dielectric constant materials.

除此以外,本发明提供的薄膜制备方法创新性地采用交替等离子体增强化学气相沉积,形成的薄膜具有良好的抗吸湿性,力学性能较好,与集成工艺相兼容,不仅工艺简单,沉积速率快,而且成膜质量好。  In addition, the thin film preparation method provided by the present invention innovatively adopts alternate plasma enhanced chemical vapor deposition, and the formed thin film has good moisture absorption resistance, good mechanical properties, and is compatible with the integration process. Not only the process is simple, but the deposition rate Fast, and good film quality. the

附图说明 Description of drawings

图1a-1d为本发明的超低介电常数绝缘薄膜的制备过程示意图。  1a-1d are schematic diagrams of the preparation process of the ultra-low dielectric constant insulating film of the present invention. the

具体实施方式 Detailed ways

下面结合附图与具体实施方式对本发明作进一步详细说明。在图中,为了方便说明,放大或缩小了不同层和区域的尺寸,所示大小并不代表实际尺寸,也不反映尺寸的比例关系。  The present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments. In the figure, for convenience of description, the sizes of different layers and regions are enlarged or reduced, and the sizes shown do not represent actual sizes, nor do they reflect the proportional relationship of the sizes. the

本发明采用等离子体增强化学气相沉积技术来制备超低介电常数绝缘薄膜,以氦气(He)为载气,分别将前驱体甲基三乙氧基硅烷(C7H18O3 Si,简称MTES)和成孔剂柠檬烯(C10H16,简称LIMO)带入等离子体增强化学气相沉积反应腔体中沉积形成绝缘层,等离子体增强化学气相沉积工艺所使用的射频频率为13.56MHz,反应腔体中初始真空为0.018~0.02托,衬底温度为100~400℃,沉积功率为200~ 600瓦,工作压强为2~5托,He载气流量为500~5000sccm(standard-state cubic centimeter per minute)。MTES和LIMO在导入反应腔体之前的汽化温度分别为50~60℃和60~100℃,MTES流量是1.0-2.0g克/分钟,LIMO流量是1.0-3.5克/分钟,比值为1:1-1:2.5,沉积厚度为50-100nm,形成如图1a所示的绝缘层10,该绝缘层10由Si-O-Si结构11和碳氢基团12构成。  The invention adopts plasma-enhanced chemical vapor deposition technology to prepare an ultra-low dielectric constant insulating film, and uses helium (He) as a carrier gas to separate the precursor methyltriethoxysilane (C 7 H 18 O 3 Si, MTES for short) and porogen limonene (C 10 H 16 , LIMO for short) are brought into the plasma-enhanced chemical vapor deposition reaction chamber to deposit and form an insulating layer. The radio frequency frequency used in the plasma-enhanced chemical vapor deposition process is 13.56MHz. The initial vacuum in the reaction chamber is 0.018-0.02 torr, the substrate temperature is 100-400°C, the deposition power is 200-600 watts, the working pressure is 2-5 torr, and the He carrier gas flow rate is 500-5000 sccm (standard-state cubic centimeter per minute). The vaporization temperatures of MTES and LIMO before being introduced into the reaction chamber are 50~60°C and 60~100°C respectively, the flow rate of MTES is 1.0-2.0g/min, the flow rate of LIMO is 1.0-3.5g/min, the ratio is 1:1 -1:2.5, the deposition thickness is 50-100 nm, forming an insulating layer 10 as shown in FIG.

在上述腔体中采用Ar或He等离子体对绝缘层表面进行原位处理以形成致密的修饰层20(如图1b所示),功率为300-600瓦,处理时间为1-5分钟,气压为2-8托。该修饰层20的作用是封住绝缘层10的外表面,防止绝缘层10内退火形成的孔隙吸水。  In the above cavity, Ar or He plasma is used to in-situ treat the surface of the insulating layer to form a dense modified layer 20 (as shown in Figure 1b), the power is 300-600 watts, the treatment time is 1-5 minutes, and the air pressure For 2-8 Torr. The function of the modification layer 20 is to seal the outer surface of the insulating layer 10 and prevent the pores formed by annealing in the insulating layer 10 from absorbing water. the

分别重复上述两个步骤从而达到目标厚度的绝缘薄膜,如图1c所示,形成了3次绝缘层-修饰层交替设置的绝缘薄膜30。  The above two steps are repeated to achieve the target thickness of the insulating film. As shown in FIG. 1 c , an insulating film 30 in which insulating layers and modified layers are alternately arranged three times is formed. the

将上述目标绝缘薄膜30置于退火炉中,Ar或者N2氛围下,退火炉压强为0.2-0.3托,5-30分钟内由室温上升到退火温度,200-420℃条件下退火2-6小时,去除碳氢基团,在绝缘薄膜的绝缘层内部形成若干不规则的孔隙13(该孔隙13包括若干蠕虫状孔及若干不规则圆孔),最终获得具有多孔结构的超低介电常数绝缘薄膜,如图1d所示。  Place the above-mentioned target insulating film 30 in an annealing furnace under Ar or N2 atmosphere, the pressure of the annealing furnace is 0.2-0.3 Torr, rise from room temperature to the annealing temperature within 5-30 minutes, and anneal at 200-420°C for 2-6 hours, remove the hydrocarbon groups, and form some irregular pores 13 inside the insulating layer of the insulating film (the pores 13 include some worm-like holes and some irregular circular holes), and finally obtain ultra-low dielectric constant with a porous structure. insulating film, as shown in Figure 1d.

薄膜性能测量:为了测量上述薄膜的电学性能,本发明以低阻硅片(电阻率为0.001-0.02Ω·cm)为衬底,以电子束蒸发的铝在薄膜上形成直径为400-420微米的圆形金属电极以构成电容器,从而得到金属-绝缘体-半导体(简称MIS)电容结构。在室温下上述电容器基于电容-电压特性来测定电容,并通过多点测试来获得可靠的平均电容值,同时考虑电极的面积和薄膜厚度来确定介电常数。此外,通过对电流-电压的测量获得薄膜的漏电特性。通过纳米压痕仪获得薄膜的硬度和杨氏模量。  Thin film performance measurement: In order to measure the electrical properties of the above-mentioned thin film, the present invention uses a low-resistance silicon wafer (with a resistivity of 0.001-0.02Ω·cm) as the substrate, and forms a film with a diameter of 400-420 microns on the thin film with aluminum evaporated by electron beams. The circular metal electrodes are used to form capacitors, so as to obtain a metal-insulator-semiconductor (MIS for short) capacitor structure. Capacitance is measured based on the capacitance-voltage characteristics of the above-mentioned capacitors at room temperature, and a reliable average capacitance value is obtained by multi-point testing, while considering the area of the electrode and the film thickness to determine the dielectric constant. In addition, the leakage characteristics of the film were obtained through the measurement of current-voltage. The hardness and Young's modulus of the films were obtained by nanoindentation. the

实施例1-6中,通过改变甲基三乙氧基硅烷和柠檬烯的相对流量,制备出了7种不同的薄膜样品(即,编号为1-6的样品),表2列出了在不同流量比条件下制备出的样品的电学性能,力学性能和漏电流大小。随着相对流量逐渐增大,介电常数及其力学性能都表现出先减小后增大的趋势。由表2可以看出,所得薄膜的最低介电常数为2.2,折射率为1.309,力学性能方面,硬度为0.55GPa,杨氏模量为4.23GPa,达到文献报道的多孔低介电常数薄膜力学性能的普遍水平, 另外其他样品也表现出了优良的力学性能。同时漏电流密度也较小,表现出较好的绝缘性能。因此,可以满足下一代集成电路工艺对低介电常数薄膜材料的要求。  In embodiment 1-6, by changing the relative flow rate of methyltriethoxysilane and limonene, prepared 7 kinds of different thin film samples (that is, the sample numbered 1-6), table 2 has listed in different The electrical properties, mechanical properties and leakage current of the samples prepared under the condition of flow ratio. As the relative flow rate increases gradually, the dielectric constant and its mechanical properties show a trend of first decreasing and then increasing. It can be seen from Table 2 that the minimum dielectric constant of the obtained film is 2.2, and the refractive index is 1.309. In terms of mechanical properties, the hardness is 0.55GPa, and the Young's modulus is 4.23GPa, reaching the mechanical properties of porous low dielectric constant films reported in the literature. In addition, other samples also showed excellent mechanical properties. At the same time, the leakage current density is also small, showing better insulation performance. Therefore, the requirements of the next-generation integrated circuit technology for low dielectric constant thin film materials can be met. the

附表2.样品的沉积速率,电学性能,力学性能和漏电流大小  Attached Table 2. The deposition rate, electrical properties, mechanical properties and leakage current of the samples

尽管本发明的内容已经通过上述优选实施例作了详细介绍,但应当认识到上述的描述不应被认为是对本发明的限制。在本领域技术人员阅读了上述内容后,对于本发明的多种修改和替代都将是显而易见的。因此,本发明的保护范围应由所附的权利要求来限定。 Although the content of the present invention has been described in detail through the above preferred embodiments, it should be understood that the above description should not be considered as limiting the present invention. Various modifications and alterations to the present invention will become apparent to those skilled in the art upon reading the above disclosure. Therefore, the protection scope of the present invention should be defined by the appended claims.

Claims (7)

1.一种超低介电常数绝缘薄膜的制备方法,其特征在于,该方法包含如下具体步骤: 1. a preparation method of ultra-low dielectric constant insulating film, is characterized in that, the method comprises following concrete steps: 步骤1,利用等离子体增强化学气相沉积技术沉积薄膜:以甲基三乙氧基硅烷(MTES)和柠檬烯(LIMO)为反应源,且甲基三乙氧基硅烷和柠檬烯均以氦气为载气被导入到化学气相沉积反应腔中形成绝缘层,厚度为50-100nm,其中,甲基三乙氧基硅烷与柠檬烯的流量比为1:1~1:2.5,该流量以克/分钟计; Step 1, using plasma-enhanced chemical vapor deposition technology to deposit thin films: Methyltriethoxysilane (MTES) and limonene (LIMO) are used as reaction sources, and both methyltriethoxysilane and limonene are carried by helium The gas is introduced into the chemical vapor deposition reaction chamber to form an insulating layer with a thickness of 50-100nm, wherein the flow ratio of methyltriethoxysilane to limonene is 1:1~1:2.5, and the flow rate is measured in grams per minute ; 步骤2,在上述腔体中采用Ar或He等离子体对绝缘层表面进行原位处理以形成致密的修饰层,等离子体处理时间为1-5分钟; Step 2, using Ar or He plasma in the above cavity to in-situ treat the surface of the insulating layer to form a dense modified layer, and the plasma treatment time is 1-5 minutes; 步骤3,重复上述步骤1和2,直到达到绝缘薄膜的目标厚度,得到绝缘薄膜; Step 3, repeating the above steps 1 and 2 until the target thickness of the insulating film is reached to obtain the insulating film; 步骤4,在惰性气氛中,对步骤3得到的绝缘薄膜进行高温退火,去除其中的碳氢基团,从而形成一种具有多孔结构的超低介电常数绝缘薄膜。 Step 4, performing high-temperature annealing on the insulating film obtained in step 3 in an inert atmosphere to remove hydrocarbon groups therein, thereby forming an ultra-low dielectric constant insulating film with a porous structure. 2.如权利要求1所述的方法,其特征在于,步骤1中的沉积工艺所使用的射频频率为13.56MHz,反应腔体中初始真空为0.018-0.02托,沉积绝缘层时的衬底温度为100-400℃,功率为200-600瓦,工作压强为2-5托,导入反应腔中MTES流量为1.0-2.0克/分钟, LIMO流量为1.0-3.5克/分钟,He载气流量为500 - 5000sccm。 2. The method according to claim 1, wherein the radio frequency used in the deposition process in step 1 is 13.56 MHz, the initial vacuum in the reaction chamber is 0.018-0.02 Torr, and the substrate temperature when depositing the insulating layer The temperature is 100-400℃, the power is 200-600W, the working pressure is 2-5 Torr, the flow rate of MTES into the reaction chamber is 1.0-2.0 g/min, the flow rate of LIMO is 1.0-3.5 g/min, and the flow rate of He carrier gas is 500 - 5000sccm. 3.如权利要求1所述的方法,其特征在于,在步骤2中,Ar或He等离子体表面处理时功率为300-600瓦,处理时间为1-5分钟,气压为2-8托。 3. The method according to claim 1, characterized in that, in step 2, the power of Ar or He plasma surface treatment is 300-600 watts, the treatment time is 1-5 minutes, and the air pressure is 2-8 Torr. 4.如权利要求1所述的方法,其特征在于,在步骤4中,退火工艺为:退火温度为200-420℃,退火炉中的压强为0.2-0.3托,退火时间为2-6小时,退火气氛为氩气或者氮气。 4. The method according to claim 1, wherein in step 4, the annealing process is as follows: the annealing temperature is 200-420°C, the pressure in the annealing furnace is 0.2-0.3 Torr, and the annealing time is 2-6 hours , the annealing atmosphere is argon or nitrogen. 5.如权利要求4所述的方法,其特征在于,上述的退火工艺中,5-30分钟内由室温上升到所述退火温度。 5. The method according to claim 4, characterized in that, in the above-mentioned annealing process, the temperature is raised from room temperature to the annealing temperature within 5-30 minutes. 6.如权利要求1所述的方法,其特征在于,所述甲基三乙氧基硅烷和柠檬烯在导入反应腔体之前的汽化温度分别为50 - 60℃和60 -100℃。 6. The method according to claim 1, wherein the vaporization temperatures of the methyltriethoxysilane and limonene before being introduced into the reaction chamber are 50-60°C and 60-100°C respectively. 7.一种采用权利要求1所述的方法制备的超低介电常数绝缘薄膜,其特征在于,该绝缘薄膜包含:若干层绝缘层(10);该每层绝缘层(10)上均设置有修饰层(20),在绝缘层(10)内部具有若干孔隙(13);该超低介电常数绝缘薄膜介电常数为2.2-2.4,在1MV/cm时的漏电流密度为10-9-10-8A/cm2;杨氏模量为4.2-17GPa,硬度为0.5-1.3GPa。 7. An ultra-low dielectric constant insulating film prepared by the method of claim 1, characterized in that the insulating film comprises: several insulating layers (10); each insulating layer (10) is provided with There is a modified layer (20), and there are several pores (13) inside the insulating layer (10); the dielectric constant of the ultra-low dielectric constant insulating film is 2.2-2.4, and the leakage current density at 1MV/cm is 10 -9 -10 -8 A/cm 2 ; Young's modulus is 4.2-17GPa, hardness is 0.5-1.3GPa.
CN201410243600.0A 2014-06-04 2014-06-04 Ultra-low dielectric constant insulating film and manufacturing method thereof Pending CN104008997A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201410243600.0A CN104008997A (en) 2014-06-04 2014-06-04 Ultra-low dielectric constant insulating film and manufacturing method thereof
PCT/CN2014/000708 WO2015184573A1 (en) 2014-06-04 2014-07-28 Ultra-low dielectric constant insulating film and method for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410243600.0A CN104008997A (en) 2014-06-04 2014-06-04 Ultra-low dielectric constant insulating film and manufacturing method thereof

Publications (1)

Publication Number Publication Date
CN104008997A true CN104008997A (en) 2014-08-27

Family

ID=51369605

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410243600.0A Pending CN104008997A (en) 2014-06-04 2014-06-04 Ultra-low dielectric constant insulating film and manufacturing method thereof

Country Status (2)

Country Link
CN (1) CN104008997A (en)
WO (1) WO2015184573A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104498900A (en) * 2014-12-23 2015-04-08 上海爱默金山药业有限公司 Preparation method of low-dielectric-constant thin film
TWI675124B (en) * 2014-09-12 2019-10-21 美商蘭姆研究公司 Systems and methods for reducing backside deposition and mitigating thickness changes at substrate edges
CN115522180A (en) * 2022-09-20 2022-12-27 苏州源展材料科技有限公司 Preparation method and application of silicon-based thin film with low dielectric constant
CN116892131A (en) * 2023-05-16 2023-10-17 国网浙江省电力有限公司电力科学研究院 Nanometer coating method for improving ageing resistance of plant insulating oil

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1698189A (en) * 2003-01-13 2005-11-16 应用材料股份有限公司 Method for Improving Cracking Threshold and Mechanical Properties of Low Dielectric Constant Materials
CN101575700A (en) * 2008-05-05 2009-11-11 气体产品与化学公司 Porogens, porogenic precursors, and methods of using the same to provide porous low dielectric constant organosilica glass films
EP2261390A2 (en) * 2003-05-29 2010-12-15 Air Products And Chemicals, Inc. Mechanical enhancer additives for low dielectric films

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI240959B (en) * 2003-03-04 2005-10-01 Air Prod & Chem Mechanical enhancement of dense and porous organosilicate materials by UV exposure
US20050161060A1 (en) * 2004-01-23 2005-07-28 Johnson Andrew D. Cleaning CVD chambers following deposition of porogen-containing materials
WO2010005937A1 (en) * 2008-07-08 2010-01-14 Fujifilm Electronic Materials U.S.A., Inc. Additives to prevent degradation of cyclic alkene derivatives

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1698189A (en) * 2003-01-13 2005-11-16 应用材料股份有限公司 Method for Improving Cracking Threshold and Mechanical Properties of Low Dielectric Constant Materials
EP2261390A2 (en) * 2003-05-29 2010-12-15 Air Products And Chemicals, Inc. Mechanical enhancer additives for low dielectric films
CN101575700A (en) * 2008-05-05 2009-11-11 气体产品与化学公司 Porogens, porogenic precursors, and methods of using the same to provide porous low dielectric constant organosilica glass films

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI675124B (en) * 2014-09-12 2019-10-21 美商蘭姆研究公司 Systems and methods for reducing backside deposition and mitigating thickness changes at substrate edges
TWI682062B (en) * 2014-09-12 2020-01-11 美商蘭姆研究公司 Systems and methods for reducing backside deposition and mitigating thickness changes at substrate edges
CN104498900A (en) * 2014-12-23 2015-04-08 上海爱默金山药业有限公司 Preparation method of low-dielectric-constant thin film
CN115522180A (en) * 2022-09-20 2022-12-27 苏州源展材料科技有限公司 Preparation method and application of silicon-based thin film with low dielectric constant
CN116892131A (en) * 2023-05-16 2023-10-17 国网浙江省电力有限公司电力科学研究院 Nanometer coating method for improving ageing resistance of plant insulating oil

Also Published As

Publication number Publication date
WO2015184573A1 (en) 2015-12-10

Similar Documents

Publication Publication Date Title
CN100378990C (en) Low-k and ultra-low-k SiCOH dielectric films and fabrication methods thereof
JP3930840B2 (en) Low-κ dielectric inorganic / organic hybrid film
US6716770B2 (en) Low dielectric constant material and method of processing by CVD
TW544919B (en) Manufacturing method of semiconductor device
CN105177524B (en) Alkyl-alkoxy silicon heterocyclic compound and method for depositing thin film using the same
US6632478B2 (en) Process for forming a low dielectric constant carbon-containing film
TW521386B (en) Hexagonal boron nitride film with low dielectric constant, layer dielectric film and method of production thereof, and plasma CVD apparatus
TW201142945A (en) Ultra low dielectric materials using hybrid precursors containing silicon with organic functional groups by plasma-enhanced chemical vapor deposition
US7074489B2 (en) Low dielectric constant material and method of processing by CVD
US20130175680A1 (en) Dielectric material with high mechanical strength
Jousseaume et al. SiOCH thin films deposited by chemical vapor deposition: From low-κ to chemical and biochemical sensors
Li et al. High-performance ultra-low-k fluorine-doped nanoporous organosilica films for inter-layer dielectric
TW201920212A (en) Alkoxysilacyclic or acyloxysilacyclic compounds and methods for depositing films using same
CN104008997A (en) Ultra-low dielectric constant insulating film and manufacturing method thereof
Chang et al. Effect of thermal treatment on physical, electrical properties and reliability of porogen-containing and porogen-free ultralow-k dielectrics
US20040266216A1 (en) Method for improving uniformity in deposited low k dielectric material
CN104022074B (en) Method for preparing low-dielectric-constant composite film with nanometer holes
Lee et al. Effect of annealing temperature on dielectric constant and bonding structure of low-k SiCOH thin films deposited by plasma enhanced chemical vapor deposition
CN102460638A (en) Techniques for Improving Adhesion of Fluorocarbon (CFx) Films by Oxygen-Containing Doping of Amorphous Carbon (Small Addition of Silicon)
Kwon et al. Single precursor based ultra-low k thin film deposited with tetrakis (trimethylsilyloxy) silane in PECVD system
Bae et al. Electrical, mechanical, and optical properties of the organic–inorganic hybrid-polymer thin films deposited by PECVD
Milella et al. Deposition and characterization of dielectric thin films from allyltrimethylsilane glow discharges
Kim Characterization of ultra low-k SiOC (H) film deposited by plasma-enhanced chemical vapor deposition (PECVD)
CN104164660B (en) A kind of low-k dielectric constant porous SiOCNH thin film and preparation method thereof
CN103956331B (en) A kind of thin film for porous connected medium surface-sealing and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140827