[go: up one dir, main page]

CN104124149B - Method of forming semiconductor device - Google Patents

Method of forming semiconductor device Download PDF

Info

Publication number
CN104124149B
CN104124149B CN201310157855.0A CN201310157855A CN104124149B CN 104124149 B CN104124149 B CN 104124149B CN 201310157855 A CN201310157855 A CN 201310157855A CN 104124149 B CN104124149 B CN 104124149B
Authority
CN
China
Prior art keywords
strip
hard mask
layer
mask layer
side wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310157855.0A
Other languages
Chinese (zh)
Other versions
CN104124149A (en
Inventor
张城龙
张海洋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CN201610536743.XA priority Critical patent/CN106206288B/en
Priority to CN201310157855.0A priority patent/CN104124149B/en
Publication of CN104124149A publication Critical patent/CN104124149A/en
Application granted granted Critical
Publication of CN104124149B publication Critical patent/CN104124149B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816Aspects relating to the layout of the pattern or to the size of vias or trenches

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention provides a method for forming a semiconductor device, which comprises the following steps: providing a substrate, wherein the substrate comprises a dielectric layer; forming a hard mask layer on the dielectric layer; forming a strip-shaped opening in the hard mask layer; more than two columnar structures distributed along the length direction of the strip-shaped opening are formed on the strip-shaped opening; forming a side wall on the hard mask layer on the side surface of the columnar structure, wherein the double thickness of the side wall along the length direction of the same strip-shaped opening is smaller than the distance between two adjacent columnar structures on the same strip-shaped opening; removing the columnar structure; and forming a through hole or a groove in the dielectric layer by taking the side wall and the hard mask layer as masks. According to the forming method of the semiconductor device, through holes or grooves are formed in the positions occupied by the columnar structures on the same strip-shaped opening and the positions between the two adjacent side walls, so that one through hole or groove is additionally formed between the two adjacent columnar structures on the same strip-shaped opening, and a densely arranged through hole or groove array is formed.

Description

半导体器件的形成方法Method of forming semiconductor device

技术领域technical field

本发明涉及半导体工艺领域,特别涉及一种半导体器件的形成方法。The invention relates to the field of semiconductor technology, in particular to a method for forming a semiconductor device.

背景技术Background technique

在半导体制造工业中,通常需要采用光刻技术,光刻技术利用光学-化学反应原理和化学、物理刻蚀方法,将电路图形传递到单晶表面或者介质层上,形成有效图形窗口或者功能图形。In the semiconductor manufacturing industry, it is usually necessary to use photolithography technology, which uses the principle of optical-chemical reactions and chemical and physical etching methods to transfer circuit graphics to the surface of a single crystal or a dielectric layer to form effective graphic windows or functional graphics. .

传统的光刻工艺分辨率已到达理论值,为了越过传统光刻工艺理论分辨率的限制,提高半导体器件的集成密度和形成具有纳米级尺寸的结构,高分辨率的光刻工艺已经被发展和运用,例如版-刻-版-刻(litho-etch-litho-etch,LELE)和版-版-刻(LLE)光刻技术。但是,利用这些技术制作通孔(via)、沟槽(trench)、金属插塞(metal plug)或者金属互连线时,所形成的通孔、沟槽、金属插塞或者金属互连线通常无法达到所需的密集排列。The resolution of the traditional lithography process has reached the theoretical value. In order to overcome the limitation of the theoretical resolution of the traditional lithography process, improve the integration density of semiconductor devices and form structures with nanoscale dimensions, high-resolution lithography processes have been developed and Use, for example, litho-etch-litho-etch (LELE) and litho-etch-etch (LLE) lithography techniques. However, when using these technologies to make vias, trenches, metal plugs or metal interconnections, the formed vias, trenches, metal plugs or metal interconnections are usually The desired dense alignment could not be achieved.

为此,需要一种新的半导体器件的形成方法,以解决现有技术存在的问题。Therefore, a new method for forming a semiconductor device is needed to solve the problems existing in the prior art.

发明内容Contents of the invention

本发明解决的问题是提供一种半导体器件的形成方法,以提高通孔、沟槽、金属插塞或者金属互连线的排列密度。The problem to be solved by the present invention is to provide a method for forming a semiconductor device to increase the arrangement density of via holes, trenches, metal plugs or metal interconnection lines.

为解决上述问题,本发明提供一种半导体器件的形成方法,包括:In order to solve the above problems, the present invention provides a method for forming a semiconductor device, comprising:

提供衬底,所述衬底上包含介质层;providing a substrate comprising a dielectric layer thereon;

在所述介质层上形成硬掩膜层;forming a hard mask layer on the dielectric layer;

在所述硬掩膜层中形成贯穿所述硬掩膜层厚度的一个或者多个条状开口;forming one or more stripe openings in the hard mask layer through the thickness of the hard mask layer;

在所述条状开口上形成两个以上沿所述条状开口长度方向分布的柱状结构,所述柱状结构的上表面高于所述硬掩膜层的上表面;Forming more than two columnar structures distributed along the length direction of the strip-shaped openings on the strip-shaped openings, the upper surface of the columnar structures is higher than the upper surface of the hard mask layer;

在所述柱状结构的侧面形成位于所述硬掩膜层上的侧墙,所述侧墙沿同一所述条状开口长度方向上的两倍厚度小于同一所述条状开口上相邻两个所述柱状结构之间的距离;A side wall on the hard mask layer is formed on the side of the columnar structure, and the thickness of the side wall along the length direction of the same strip-shaped opening is twice smaller than that of two adjacent strip-shaped openings. the distance between the columnar structures;

去除所述柱状结构;removing the columnar structures;

以所述侧墙和所述硬掩膜层为掩模,在所述介质层中形成通孔或者沟槽。Using the sidewall and the hard mask layer as a mask, a via hole or a groove is formed in the dielectric layer.

可选的,还包括:在所述通孔或者沟槽中形成金属层,所述金属层的上表面与所述介质层的上表面齐平。Optionally, the method further includes: forming a metal layer in the through hole or the trench, and the upper surface of the metal layer is flush with the upper surface of the dielectric layer.

可选的,所述硬掩膜层为金属硬掩膜层,在所述介质层上形成所述金属硬掩膜层之前,还包括:在所述介质层上形成刻蚀停止层。Optionally, the hard mask layer is a metal hard mask layer, and before forming the metal hard mask layer on the dielectric layer, the method further includes: forming an etching stop layer on the dielectric layer.

可选的,所述金属硬掩膜层的材料包括氮化钛或者氮化铜,厚度为所述刻蚀停止层的材料包括氧化硅、氮化硅、氮氧化硅、碳化硅和碳氮化硅的一种或者多种的任意组合。Optionally, the material of the metal hard mask layer includes titanium nitride or copper nitride, with a thickness of The material of the etching stop layer includes one or more combinations of silicon oxide, silicon nitride, silicon oxynitride, silicon carbide and silicon carbonitride.

可选的,所述侧墙的材料包括氧化硅、氮化硅、氮氧化硅、碳化硅、碳氮化硅、氮化钛和氮化铜中的至少一种或者多种的任意组合。Optionally, the material of the sidewall includes at least one or any combination of silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, titanium nitride and copper nitride.

可选的,所述柱状结构的材料包括光刻胶材料、含硅底部抗反射层材料、无定形碳材料和氮化硅材料的一种或者多种的任意组合,高度为5nm~100nm。Optionally, the material of the columnar structure includes photoresist material, silicon-containing bottom anti-reflection layer material, amorphous carbon material and silicon nitride material in any combination of one or more, and the height is 5nm-100nm.

可选的,所述条状开口的宽度为5nm~200nm。Optionally, the strip openings have a width of 5 nm to 200 nm.

可选的,所述条状开口为两个以上,相邻的两个所述条状开口之间的距离小于或等于所述侧墙厚度的两倍。Optionally, there are more than two strip-shaped openings, and the distance between two adjacent strip-shaped openings is less than or equal to twice the thickness of the side wall.

可选的,所述柱状结构的横截面形状为圆形、椭圆形、矩形或者菱形。Optionally, the cross-sectional shape of the columnar structure is a circle, an ellipse, a rectangle or a rhombus.

本发明还提供另外一种半导体器件的形成方法,包括:The present invention also provides another method for forming a semiconductor device, including:

提供衬底;provide the substrate;

在所述衬底上形成一个或多个第一条状结构;forming one or more first strip structures on the substrate;

在所述第一条状结构的侧面形成位于所述衬底上的第一侧墙;forming a first sidewall on the substrate on the side of the first strip structure;

去除所述第一条状结构;removing said first strip-like structure;

形成覆盖所述第一侧墙和所述衬底的牺牲层;forming a sacrificial layer covering the first sidewall and the substrate;

在所述牺牲层上形成一个或多个第二条状结构,所述第二条状结构的长度方向与所述第一侧墙的长度方向呈大于或等于45°且小于或等于90°的夹角;One or more second strip structures are formed on the sacrificial layer, the length direction of the second strip structures and the length direction of the first sidewall form an angle greater than or equal to 45° and less than or equal to 90° Angle;

在所述第二条状结构的侧面形成位于所述牺牲层上的第二侧墙;forming a second side wall on the sacrificial layer on the side of the second strip structure;

以所述第二侧墙为掩模,蚀刻所述牺牲层和所述第一侧墙,并去除所述牺牲层,形成矩阵排列的多个立柱。The sacrificial layer and the first sidewall are etched using the second sidewall as a mask, and the sacrificial layer is removed to form a plurality of pillars arranged in a matrix.

可选的,所述第一条状结构的材料包括光刻胶材料、含硅底部抗反射层材料、无定形碳材料和氮化硅材料的一种或者多种的任意组合。Optionally, the material of the first strip structure includes one or any combination of photoresist material, silicon-containing bottom anti-reflection layer material, amorphous carbon material and silicon nitride material.

可选的,所述第一侧墙的制作材料包括氮化铜,在形成所述多个立柱之后,还包括在氢气气氛中对所述多个立柱进行退火处理,使所述氮化铜被还原成铜。Optionally, the material for making the first sidewall includes copper nitride, and after forming the plurality of pillars, annealing the plurality of pillars in a hydrogen atmosphere is further included, so that the copper nitride is reduced to copper.

可选的,还包括所述立柱之间形成超低k介质材料。Optionally, an ultra-low-k dielectric material is formed between the pillars.

可选的,所述第一侧墙或者所述第二侧墙的制作材料包括氧化硅、氮化硅、氮氧化硅、碳化硅、碳氮化硅、氮化钛和氮化铜中的至少一种或者多种的任意组合。Optionally, the material for making the first sidewall or the second sidewall includes at least one of silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, titanium nitride and copper nitride Any combination of one or more.

与现有技术相比,本发明的技术方案具有以下优点:Compared with the prior art, the technical solution of the present invention has the following advantages:

本发明所提供的一种半导体器件的形成方法中,首先在介质层上的硬掩膜层中形成贯穿所述硬掩膜层厚度的一个或者多个条状开口,然后在所述条状开口上形成两个以上沿所述条状开口长度方向分布的柱状结构,之后在所述柱状结构的侧面形成位于所述硬掩膜层上的侧墙,从而在同一条状开口上柱状结构所占据的位置和相邻两个侧墙之间的位置都形成通孔或者沟槽,使得在同一所述条状开口上相邻两个柱状结构之间增加形成一个通孔或者沟槽,从而形成密集排列的通孔或者沟槽阵列,相邻通孔或者沟槽之间的距离可以小于传统光刻工艺极限值。In a method for forming a semiconductor device provided by the present invention, one or more strip-shaped openings penetrating through the thickness of the hard mask layer are first formed in the hard mask layer on the dielectric layer, and then the strip-shaped openings are Form more than two columnar structures distributed along the length direction of the strip-shaped opening, and then form sidewalls on the hard mask layer on the side of the columnar structures, so that the columnar structures occupy the same strip-shaped opening. A through hole or groove is formed at the position and between two adjacent side walls, so that an additional through hole or groove is formed between two adjacent columnar structures on the same strip-shaped opening, thereby forming a dense The array of through holes or grooves is arranged, and the distance between adjacent through holes or grooves can be smaller than the limit value of traditional photolithography process.

本发明所提供的另外一种半导体器件的形成方法中,在衬底上形成第一侧墙,并形成牺牲层覆盖所述第一侧墙和所述衬底,在所述牺牲层上形成第二侧墙,然后以所述第二侧墙为掩模蚀刻所述第一侧墙,进而在第一侧墙中与第二侧墙对应的位置形成矩阵排列的多个立柱,由于第一侧墙之间的距离可以小于传统光刻工艺极限值,第二侧墙之间的距离可以小于传统光刻工艺极限值,因而所形成的立柱阵列中,相邻立柱之间的距离可以小于传统光刻工艺极限值,并且立柱阵列排列规整,密集程度高。In another method for forming a semiconductor device provided by the present invention, a first sidewall is formed on a substrate, a sacrificial layer is formed to cover the first sidewall and the substrate, and a first sidewall is formed on the sacrificial layer. the second side wall, and then use the second side wall as a mask to etch the first side wall, and then form a plurality of columns arranged in a matrix at the position corresponding to the second side wall in the first side wall, because the first side wall The distance between the walls can be smaller than the limit value of the traditional photolithography process, and the distance between the second side walls can be smaller than the limit value of the traditional photolithography process. Therefore, in the column array formed, the distance between adjacent columns can be smaller than that of the traditional photolithography process. The limit value of the engraving process, and the column array is regularly arranged and the density is high.

附图说明Description of drawings

图1至图13为本发明实施例一所提供的半导体器件的形成方法的示意图;1 to 13 are schematic diagrams of a method for forming a semiconductor device provided by Embodiment 1 of the present invention;

图14至图23为本发明实施例二所提供的半导体器件的形成方法的示意图。14 to 23 are schematic diagrams of a method for forming a semiconductor device according to Embodiment 2 of the present invention.

具体实施方式detailed description

正如背景技术所述,利用版-刻-版-刻或者版-版-刻等光刻技术制作通孔(via)、沟槽(trench)、金属插塞(metal plug)或者金属互连线时,需要用到两次掩膜版,并且所形成的通孔、沟槽、金属插塞或者金属互连线通常无法达到所需的密集排列,难以形成矩阵分布的通孔、沟槽、金属插塞或者金属互连线。As mentioned in the background art, when using plate-engraving-plate-engraving or plate-plate-lithography and other photolithography techniques to make vias, trenches, metal plugs or metal interconnections , two mask plates are needed, and the formed vias, trenches, metal plugs or metal interconnections usually cannot achieve the required dense arrangement, and it is difficult to form matrix-distributed vias, trenches, and metal plugs plugs or metal interconnects.

为此,本发明提供一种半导体器件的形成方法,首先在介质层上的硬掩膜层中形成贯穿所述硬掩膜层厚度的一个或者多个条状开口,然后在所述条状开口上形成两个以上沿所述条状开口长度方向分布的柱状结构,之后在所述柱状结构的侧面形成位于所述硬掩膜层上的侧墙,从而在同一条状开口上柱状结构所占据的位置和同一条状结构中相邻两个侧墙之间的位置都形成通孔或者沟槽,使得在同一所述条状开口上相邻两个柱状结构之间增加形成一个通孔或者沟槽,从而形成密集排列的通孔或者沟槽阵列,由于在同一条状结构中相邻两个侧墙之间增加形成一个开口,因此最终形成的相邻两个通孔或者沟槽之间的距离可以小于传统光刻工艺极限值。To this end, the present invention provides a method for forming a semiconductor device. First, one or more strip-shaped openings are formed in the hard mask layer on the dielectric layer through the thickness of the hard mask layer, and then the strip-shaped openings are Form more than two columnar structures distributed along the length direction of the strip-shaped opening, and then form sidewalls on the hard mask layer on the side of the columnar structures, so that the columnar structures occupy the same strip-shaped opening. A through hole or groove is formed at the position between two adjacent side walls in the same strip structure, so that an additional through hole or groove is formed between two adjacent column structures on the same strip opening. Grooves, thereby forming a densely arranged through-hole or trench array. Since an opening is formed between two adjacent sidewalls in the same strip structure, the final formed gap between two adjacent through-holes or trenches The distance can be smaller than the limit value of conventional photolithography process.

在本发明提供的另外一种半导体器件的形成方法中,首先在衬底上形成第一条状结构,然后在第一条状结构侧面形成第一侧墙,并形成牺牲层覆盖所述第一侧墙和所述衬底,在所述牺牲层上形成第二侧墙,然后以所述第二侧墙为掩模蚀刻所述第一侧墙,形成矩阵排列的多个立柱,由于第一侧墙之间的距离可以小于传统光刻工艺极限值,第二侧墙之间的距离也可以小于传统光刻工艺极限值,因而利用它们之间的重叠位置所形成的立柱阵列中,相邻立柱之间的距离可以小于传统光刻工艺极限值,并且可以形成矩阵分布的金属插塞。In another method for forming a semiconductor device provided by the present invention, firstly a first strip structure is formed on the substrate, then a first spacer is formed on the side of the first strip structure, and a sacrificial layer is formed to cover the first strip structure. sidewalls and the substrate, forming second sidewalls on the sacrificial layer, and then etching the first sidewalls using the second sidewalls as a mask to form a plurality of pillars arranged in a matrix, due to the first The distance between the sidewalls can be smaller than the limit value of the traditional photolithography process, and the distance between the second sidewalls can also be smaller than the limit value of the traditional photolithography process. Therefore, in the column array formed by using their overlapping positions, the adjacent The distance between the pillars can be smaller than the limit value of the traditional photolithography process, and the metal plugs distributed in matrix can be formed.

为使本发明的上述目的、特征和优点能够更为明显易懂,下面结合附图对本发明的具体实施例做详细的说明。In order to make the above objects, features and advantages of the present invention more comprehensible, specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

本发明实施例一提供一种半导体器件的形成方法,下面结合图1至图13对本实施例加以说明。Embodiment 1 of the present invention provides a method for forming a semiconductor device. This embodiment will be described below with reference to FIGS. 1 to 13 .

请参考图1,提供衬底(未图示),衬底上包含介质层100。Referring to FIG. 1 , a substrate (not shown) is provided, and a dielectric layer 100 is included on the substrate.

本发明对衬底不做限制,具体的,所述衬底的材料可以是单晶结构或者非晶结构的硅或者硅锗,也可以是绝缘体上硅(SOI)或者绝缘体上锗(GOI),并可以包括其它的材料,例如掺杂砷化镓等化合物。本实施例以单晶结构的硅衬底为例。The present invention does not limit the substrate. Specifically, the material of the substrate may be silicon or silicon germanium with a single crystal structure or an amorphous structure, or silicon-on-insulator (SOI) or germanium-on-insulator (GOI). And may include other materials, such as compounds such as doped gallium arsenide. This embodiment takes a silicon substrate with a single crystal structure as an example.

衬底上形成的介质层100可以是层间介质层,也可以是顶层介质层。介质层100的材料可以是氧化硅材料,也可以是低k或超低k材料。请继续参考图1,在介质层100上形成硬掩膜层120。The dielectric layer 100 formed on the substrate may be an interlayer dielectric layer or a top dielectric layer. The material of the dielectric layer 100 may be a silicon oxide material, or a low-k or ultra-low-k material. Please continue to refer to FIG. 1 , a hard mask layer 120 is formed on the dielectric layer 100 .

本实施例中,所述硬掩膜层120为金属硬掩膜层,其材料可以是氮化钛或者氮化铜。采用金属硬掩膜作所述硬掩膜层120,后续在蚀刻介质层100时,会有较高的选择比,即蚀刻时能够对介质层100进行充分蚀刻而金属硬掩膜层不被蚀刻。为达到较好的掩膜效果,本实施例中,硬掩膜层120的厚度可以设置为所述厚度范围的硬掩膜层120一方面能够保证蚀刻时发挥掩膜的作用,另一方面又不至于太厚,以便后续能够尽快通过平坦化等方式去除。In this embodiment, the hard mask layer 120 is a metal hard mask layer, and its material may be titanium nitride or copper nitride. Using a metal hard mask as the hard mask layer 120, there will be a higher selectivity when etching the dielectric layer 100, that is, the dielectric layer 100 can be fully etched while the metal hard mask layer is not etched. . In order to achieve a better mask effect, in this embodiment, the thickness of the hard mask layer 120 can be set as On the one hand, the hard mask layer 120 in the thickness range can ensure that it can play the role of a mask during etching, and on the other hand, it is not too thick, so that it can be removed by planarization as soon as possible later.

本实施例中,由于所述硬掩膜层120为金属硬掩膜层,因而在后续形成条状开口121时,容易对介质层100也进行蚀刻。因此,本实施例在介质层100上形成硬掩膜层120之前,可以先在介质层100上形成刻蚀停止层110,如图1所示。这样就能够在蚀刻硬掩膜层120时,以刻蚀停止层110为蚀刻终点,从而保护介质层100。所述刻蚀停止层110的材料可以是氧化硅、氮化硅、氮氧化硅、碳化硅和碳氮化硅的一种或者多种的任意组合。刻蚀停止层110的厚度范围可以为 In this embodiment, since the hard mask layer 120 is a metal hard mask layer, it is easy to etch the dielectric layer 100 when the strip openings 121 are subsequently formed. Therefore, in this embodiment, before forming the hard mask layer 120 on the dielectric layer 100 , an etch stop layer 110 may be formed on the dielectric layer 100 , as shown in FIG. 1 . In this way, when etching the hard mask layer 120 , the etching stop layer 110 can be used as an etching end point, thereby protecting the dielectric layer 100 . The material of the etch stop layer 110 may be one or any combination of silicon oxide, silicon nitride, silicon oxynitride, silicon carbide and silicon carbonitride. The thickness range of the etching stop layer 110 can be

请结合参考图1和图2,在硬掩膜层120中形成贯穿硬掩膜层120厚度的一个或者多个条状开口121。Please refer to FIG. 1 and FIG. 2 in combination, one or more strip openings 121 are formed in the hard mask layer 120 through the thickness of the hard mask layer 120 .

图2是图1所示结构的俯视示意图,而图1是沿图2中A-A方向剖开得到的剖视图。从图2中可以看出,本实施例设置三条相互平行的条状开口121,所述条状开口121的宽度W1可以为5nm~200nm,条状开口121的长度L1至少为两倍节距(Pitch,指芯片或者晶圆上两个单元之间的距离,本实施例中,两个条状开口121之间的距离即一个节距),以便后续在一个条状开口121上形成至少两个柱状结构131(请参考图5),本实施例中,条状开口121的长度L1为三倍节距以上,以便后续形成三个柱状结构131(参考步骤四)。需要说明的是,在本发明的其它实施例中,条状开口121可以是一条、两条或者四条以上。当条状开口121为多条时,它们相互之间也不限定为相互平行,而是可以各自呈一定角度,例如呈例如30°、45°或者60°等。FIG. 2 is a schematic top view of the structure shown in FIG. 1 , and FIG. 1 is a cross-sectional view taken along the direction A-A in FIG. 2 . It can be seen from FIG. 2 that in this embodiment, three parallel strip openings 121 are provided. The width W1 of the strip openings 121 can be 5 nm to 200 nm, and the length L1 of the strip openings 121 is at least twice the pitch ( Pitch, refers to the distance between two units on a chip or wafer, in this embodiment, the distance between two strip openings 121 is a pitch), so that at least two For the columnar structures 131 (please refer to FIG. 5 ), in this embodiment, the length L1 of the strip-shaped openings 121 is more than three times the pitch, so as to form three columnar structures 131 subsequently (refer to step 4). It should be noted that, in other embodiments of the present invention, there may be one, two or more than four strip openings 121 . When there are multiple strip openings 121 , they are not limited to be parallel to each other, but can each form a certain angle, such as 30°, 45° or 60°.

请结合参考图5和图6,在每个条状开口121上形成三个沿条状开口121长度方向分布的柱状结构131,柱状结构131的上表面高于硬掩膜层120的上表面。Please refer to FIG. 5 and FIG. 6 in combination, three columnar structures 131 distributed along the lengthwise direction of the strip-shaped openings 121 are formed on each strip-shaped opening 121 , and the upper surfaces of the columnar structures 131 are higher than the upper surface of the hard mask layer 120 .

所述柱状结构131的形成过程请结合参考图3、图4、图5和图6。如图3所示,先在硬掩膜层120和刻蚀停止层110上形成掩膜材料层130,然后在掩膜材料层130上形成多个光刻胶图案141。本实施例中,光刻胶图案141位于条状开口121正上方,如图3所示。Please refer to FIG. 3 , FIG. 4 , FIG. 5 and FIG. 6 for the formation process of the columnar structure 131 . As shown in FIG. 3 , a mask material layer 130 is first formed on the hard mask layer 120 and the etch stop layer 110 , and then a plurality of photoresist patterns 141 are formed on the mask material layer 130 . In this embodiment, the photoresist pattern 141 is located right above the strip openings 121 , as shown in FIG. 3 .

图3是沿图4中A-A方向剖切得到的剖视图。图4是图3所示结构的俯视图,从图4中可以看出,图案化的光刻胶图案141呈矩阵分布在掩膜材料层130上面。本实施例中,光刻胶图案141的宽度W2大于或等于所述条状开口121的宽度W1,而光刻胶图案141的长度L2小于条状开口121的长度L1。由图4可知,光刻胶图案141的长度L2远小于条状开口121的长度L1,这样设置使得可以在一个条形开口121上设置至少三个光刻胶图案141。形成图4中图案化的光刻胶图案141之后,以所述光刻胶图案141为掩模,蚀刻掩膜材料层130,形成柱状结构131,如图5所示。图5是沿图4中A-A方向剖切得到的剖视图,图6是图5所示结构的俯视图,从图6中可以看到,各个柱状结构131在各个条状开口121中均匀分布,这种均匀分布方式能够使得形成的结构更加规整。Fig. 3 is a cross-sectional view taken along the direction A-A in Fig. 4 . FIG. 4 is a top view of the structure shown in FIG. 3 . It can be seen from FIG. 4 that patterned photoresist patterns 141 are distributed on the mask material layer 130 in a matrix. In this embodiment, the width W2 of the photoresist pattern 141 is greater than or equal to the width W1 of the strip opening 121 , and the length L2 of the photoresist pattern 141 is smaller than the length L1 of the strip opening 121 . It can be seen from FIG. 4 that the length L2 of the photoresist pattern 141 is much smaller than the length L1 of the strip opening 121 , so that at least three photoresist patterns 141 can be disposed on one strip opening 121 . After the patterned photoresist pattern 141 in FIG. 4 is formed, the mask material layer 130 is etched using the photoresist pattern 141 as a mask to form a columnar structure 131 , as shown in FIG. 5 . Fig. 5 is a sectional view cut along the A-A direction in Fig. 4, and Fig. 6 is a top view of the structure shown in Fig. 5, as can be seen from Fig. 6, each columnar structure 131 is evenly distributed in each strip opening 121, this The uniform distribution method can make the formed structure more regular.

本实施例中,所得到的柱状结构131呈上宽下窄的两段,其中下段刚好填充在条形开口121中。这是因为,掩膜材料层130原先已经填充条形开口121,因而柱状结构131的下段宽度(未标注)与条形开口121的宽度W1相等,而柱状结构131是由光刻胶图案141转移得到的,因而柱状结构131上段的长度L3和宽度W3与光刻胶图案141的长度L2和宽度W2分别相等。在本发明的其它实施例中,柱状结构131也可以制作成上下等宽(可通过设置光刻胶图案141位于条形开口121正上方,并且光刻胶图案141与条形开口121宽度相等来实现)。所述柱状结构131高度可以为5nm~100nm,如:5nm、50nm或100nm,其高度大于硬掩膜层120的高度。In this embodiment, the obtained columnar structure 131 has two sections with a wide top and a narrow bottom, wherein the lower section just fills the strip-shaped opening 121 . This is because the mask material layer 130 has already filled the strip-shaped opening 121, so the width of the lower section of the columnar structure 131 (not marked) is equal to the width W1 of the strip-shaped opening 121, and the columnar structure 131 is transferred by the photoresist pattern 141. Therefore, the length L3 and the width W3 of the upper section of the columnar structure 131 are equal to the length L2 and the width W2 of the photoresist pattern 141 respectively. In other embodiments of the present invention, the columnar structure 131 can also be made to have the same width up and down (it can be realized by setting the photoresist pattern 141 directly above the strip-shaped opening 121, and the photoresist pattern 141 is equal to the width of the strip-shaped opening 121. accomplish). The height of the columnar structure 131 can be 5nm˜100nm, such as: 5nm, 50nm or 100nm, and its height is greater than that of the hard mask layer 120 .

本实施例中,掩膜材料层130可以是底部抗反射层材料,例如无定形碳材料,也可以是含硅底部抗反射层材料,还可以是氮化硅材料,同时还可以是它们中的任意组合。In this embodiment, the mask material layer 130 may be a bottom anti-reflection layer material, such as an amorphous carbon material, or a silicon-containing bottom anti-reflection layer material, or a silicon nitride material, or one of them random combination.

需要说明的是,在本发明的其它实施例中,所述掩膜材料层130可以直接是由光刻胶材料制成,这种种情况下,整个步骤不必形成光刻胶图案141,只需要利用曝光显影技术直接将掩膜材料层130形成所述柱状结构131。It should be noted that, in other embodiments of the present invention, the mask material layer 130 may be directly made of a photoresist material. The exposure and development technology directly forms the mask material layer 130 into the columnar structure 131 .

本实施例中柱状结构131的截面为椭圆形,但是,在本发明其它实施例中,所述柱状结构131的横截面还可以是圆形、矩形或者菱形等,这些横截面为规则形状的柱状结构131有助于后续侧墙150(请参考图7)的生长,但本发明不限定柱状结构131的横截面形状。In this embodiment, the cross-section of the columnar structure 131 is elliptical, but in other embodiments of the present invention, the cross-section of the columnar structure 131 can also be circular, rectangular or diamond-shaped, etc., and these cross-sections are regular-shaped columns. The structure 131 facilitates the growth of the subsequent sidewall 150 (please refer to FIG. 7 ), but the present invention does not limit the cross-sectional shape of the columnar structure 131 .

请结合参考图7和图8,在图5和图6所示柱状结构131的侧面形成侧墙150,侧墙150同时位于硬掩膜层120上。图7是沿图8中A-A方向剖切得到的剖视图,图8是图7所示结构的俯视图。Please refer to FIG. 7 and FIG. 8 in combination. The sidewall 150 is formed on the side of the columnar structure 131 shown in FIG. 5 and FIG. 6 , and the sidewall 150 is located on the hard mask layer 120 at the same time. FIG. 7 is a cross-sectional view taken along the direction A-A in FIG. 8 , and FIG. 8 is a top view of the structure shown in FIG. 7 .

请参考图7,侧墙150形成在柱状结构131的侧面,并且位于硬掩膜层120上表面,侧墙150可以通过原子层沉积法(ALD)来形成,侧墙150的材料包括氧化硅、氮化硅、氮氧化硅、碳化硅、碳氮化硅、氮化钛和氮化铜中的至少一种或者多种的任意组合。侧墙150的厚度可以为2nm~100nm。Please refer to FIG. 7 , the sidewall 150 is formed on the side of the columnar structure 131 and is located on the upper surface of the hard mask layer 120. The sidewall 150 can be formed by atomic layer deposition (ALD). The material of the sidewall 150 includes silicon oxide, At least one or any combination of silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, titanium nitride and copper nitride. The thickness of the sidewall 150 may be 2 nm˜100 nm.

本实施例中,侧墙150的厚度为T,同一条状开口121上相邻两个柱状结构131之间的距离标记为S,同一条状开口121上相邻两个侧墙150之间的距离标记为ΔH,则有S=2T+ΔH。本实施例后续在柱状结构131所占据的位置形成开口,并进一步形成通孔或者沟槽,并且在同一条状开口121上相邻两个侧墙150之间的位置可以增加形成一个开口,所增加的开口同样进一步形成通孔或者沟槽,从而使得位于同一条状开口121上的相邻两个通孔或者沟槽的距离比节距小,小到仅为侧墙150的厚度T,因而制作出的通孔或者沟槽在条状开口121长度方向上的密集程度高,能够形成密集程度高的通孔或者沟槽。In this embodiment, the thickness of the side wall 150 is T, the distance between two adjacent columnar structures 131 on the same strip opening 121 is marked as S, and the distance between two adjacent side walls 150 on the same strip opening 121 is The distance is marked as ΔH, then there is S=2T+ΔH. In this embodiment, an opening is subsequently formed at the position occupied by the columnar structure 131, and a through hole or groove is further formed, and an opening can be formed at the position between two adjacent side walls 150 on the same strip opening 121, so that The added openings also further form through holes or grooves, so that the distance between two adjacent through holes or grooves on the same strip opening 121 is smaller than the pitch, so small as to be only the thickness T of the sidewall 150, thus The produced through holes or grooves are densely packed in the length direction of the strip openings 121 , and thus densely packed through holes or grooves can be formed.

本实施例中,优选的,设置ΔH与柱状结构131的长度L3(请参考图8)相等,以使得后续无论是柱状结构131对应位置所形成的通孔或者沟槽,还是同一条状开口121上相邻两个侧墙150之间对应位置所形成的通孔或者沟槽,尺寸都相等。In this embodiment, it is preferable to set ΔH equal to the length L3 of the columnar structure 131 (please refer to FIG. 8 ), so that whether it is a through hole or a groove formed at the corresponding position of the columnar structure 131 or the same strip opening 121 The through holes or grooves formed at corresponding positions between two adjacent upper sidewalls 150 are all equal in size.

本实施例中所述条状开口121为三个,每个条状开口121上的柱状结构131也为三个。但是在本发明的其他实施例中,条状开口121的个数和每个条状开口121上所包含的柱状结构131的个数都可以是其它数值,例如设置两个条状开口,每个条状开口上设置四个柱状结构,再例如设置五个条状开口,每个条状开口上设置五个柱状结构,总之,可根据要形成的通孔或者沟槽的个数相应设定条状开口和柱状结构的个数。In this embodiment, there are three strip-shaped openings 121 , and there are also three columnar structures 131 on each strip-shaped opening 121 . However, in other embodiments of the present invention, the number of strip-shaped openings 121 and the number of columnar structures 131 contained on each strip-shaped opening 121 can be other values, for example, two strip-shaped openings are set, each Four columnar structures are arranged on the strip-shaped openings, and for example, five strip-shaped openings are provided, and five columnar structures are arranged on each strip-shaped opening. The number of shaped openings and columnar structures.

本实施例中相邻的两个所述条状开口121之间的距离小于或等于侧墙150的两倍厚度(2T),即相邻两个条状开口121距离较近,同时同一横向方向上的三个柱状结构131在同一条直线上(例如其中三个柱状结构131位于图8中的A-A方向上),因而侧墙150沿条状开口121的宽度方向相互连接在一起。但是,在本发明的其它实施例中,侧墙150可以不连接在一起,例如只有一条条状开口121时,或者位于不同条状开口121之间的柱状结构131的距离大于侧墙150的两倍厚度(2T)时。事实上,位于不同条状开口121之间的侧墙150相互连接与否,不影响本实施例在同一条状开口121相邻侧墙150之间形成间隙,因而不影响本实施例技术方案的实现,所以本实施例可以不考虑不同条状开口121之间的侧墙150连接问题。但是本实施例将同一横向方向上的三个柱状结构131设置成在同一条直线上,这种设置不仅可以使后续形成的开口阵列更加规整,而且可以使得不同条状开口121之间的距离设置得更小,使后续形成的开口阵列密集程度提高。In this embodiment, the distance between two adjacent strip-shaped openings 121 is less than or equal to twice the thickness (2T) of the side wall 150, that is, the distance between two adjacent strip-shaped openings 121 is relatively close, and the same lateral direction The three columnar structures 131 above are on the same straight line (for example, the three columnar structures 131 are located in the direction A-A in FIG. 8 ), so the side walls 150 are connected to each other along the width direction of the strip opening 121 . However, in other embodiments of the present invention, the side walls 150 may not be connected together, for example, when there is only one strip-shaped opening 121, or the distance between the columnar structures 131 between different strip-shaped openings 121 is greater than that of the two sides of the side wall 150. double thickness (2T). In fact, whether the side walls 150 between different strip-shaped openings 121 are connected to each other or not does not affect the formation of gaps between adjacent side walls 150 of the same strip-shaped opening 121 in this embodiment, thus does not affect the technical solution of this embodiment. Therefore, in this embodiment, the connection problem of the side walls 150 between different strip-shaped openings 121 may not be considered. However, in this embodiment, the three columnar structures 131 in the same transverse direction are arranged on the same straight line. This arrangement can not only make the subsequently formed opening array more regular, but also allow the distance between different strip openings 121 to be adjusted. The smaller the size, the higher the density of the subsequently formed opening array.

需要说明的是,本实施例中侧墙150略呈左右尖端较厚,上下部分较薄的形状,如图8所示。这是因为,沉积侧墙150的柱状结构131的横截面呈椭圆形,因而在沉积形成侧墙150时,侧墙150的材料沿着柱状结构131的横截面形状生长,最终得到的侧墙150的横截面呈现与柱状结构131横截面相似的扁平结构。It should be noted that, in this embodiment, the side wall 150 is slightly thicker at the left and right tips and thinner at the upper and lower parts, as shown in FIG. 8 . This is because the cross-section of the columnar structure 131 of the deposited sidewall 150 is elliptical, so when the sidewall 150 is deposited and formed, the material of the sidewall 150 grows along the cross-sectional shape of the columnar structure 131, and the finally obtained sidewall 150 The cross section of the columnar structure 131 presents a flat structure similar to the cross section of the columnar structure 131.

请结合参考图7、图8和图9,去除柱状结构131。Please refer to FIG. 7 , FIG. 8 and FIG. 9 in conjunction to remove the columnar structure 131 .

图7和图8显示了在柱状结构131侧面形成侧墙150,在此之后,去除柱状结构131,如图9所示。当柱状结构131直接由光刻胶或者有机底部抗反射层形成时,可以采用灰化工艺去除柱状结构131,而当柱状结构131由氮化硅制作而成时,可以采用磷酸溶液去除。7 and 8 show that side walls 150 are formed on the side of the columnar structure 131 , after which the columnar structure 131 is removed, as shown in FIG. 9 . When the columnar structure 131 is directly formed by photoresist or organic bottom anti-reflection layer, the columnar structure 131 can be removed by ashing process, and when the columnar structure 131 is made of silicon nitride, it can be removed by phosphoric acid solution.

去除柱状结构131之后,原来柱状结构131所在位置形成了开口122,并且,同一条状开口121上两个相邻侧墙150之间的条状开口121的位置形成开口123,如图9所示。这样,原来在一个条状开口121上仅形成三个光刻胶图案141和三个柱状结构131,但是最终却能够在一个条状开口121上形成了五个开口(分别为三个开口122和两个开口123)。After the columnar structure 131 is removed, an opening 122 is formed at the position of the original columnar structure 131, and an opening 123 is formed at the position of the strip-shaped opening 121 between two adjacent side walls 150 on the same strip-shaped opening 121, as shown in FIG. 9 . In this way, originally only three photoresist patterns 141 and three columnar structures 131 were formed on one strip opening 121, but finally five openings (respectively three openings 122 and three columnar structures 131) were formed on one strip opening 121. two openings 123).

请参考图9至图13,以侧墙150和硬掩膜层120为掩模,在介质层100中蚀刻通孔101。本实施例在一个条状开口121上形成了上述的三个开口122和两个开口123之后,以侧墙150和硬掩膜层120为掩模,通过蚀刻上述开口122和开口123下方的介质层100,形成位于介质层100上的通孔101。需要说明的是,在图9所显示的结构中,中央部分为互连结构区域,而周边为非互连结构区域,本实施例是在互连结构区域中制作相应的通孔或者沟槽,因而,在以侧墙150为掩膜进行蚀刻之前,可以通过设置掩膜层(未图示)遮蔽周边的非互连结构区域,然后再进行蚀刻,之后去除掩膜层。Referring to FIGS. 9 to 13 , using the sidewall 150 and the hard mask layer 120 as a mask, the via hole 101 is etched in the dielectric layer 100 . In this embodiment, after the above-mentioned three openings 122 and two openings 123 are formed on one strip-shaped opening 121, the spacer 150 and the hard mask layer 120 are used as masks to etch the medium below the opening 122 and the opening 123. layer 100 , forming a via hole 101 on the dielectric layer 100 . It should be noted that, in the structure shown in FIG. 9 , the central part is an interconnection structure area, and the periphery is a non-interconnection structure area. In this embodiment, corresponding via holes or grooves are made in the interconnection structure area. Therefore, before etching with the sidewall 150 as a mask, a mask layer (not shown) may be provided to shield the surrounding non-interconnection structure region, and then etch, and then remove the mask layer.

请参考图10,图10为图9所示结构沿B-B线切开得到的截面示意图,从图10中可以更加清楚地看到同一条状开口121上分布的三个开口122和两个开口123,各个开口之间仅隔着侧墙150,开口之间的距离小,因此它们的密集密度高。Please refer to FIG. 10, which is a schematic cross-sectional view of the structure shown in FIG. 9 cut along the B-B line. From FIG. 10, three openings 122 and two openings 123 distributed on the same strip opening 121 can be seen more clearly , there are only side walls 150 between the openings, and the distance between the openings is small, so their dense density is high.

请参考图11,图11为图9所示结构沿C-C线切开得到的截面示意图,从图11中可以看到在同一条状开口121上相邻侧墙150之间增加形成的开口123,由于增加形成开口123,使开口的密度增大,空间利用率提高,能够在小面积范围内制作出数量较多的开口,后续这些开口用于形成通孔或者沟槽,因而能够在小面积范围内制作出数量较多的通孔或者沟槽。Please refer to FIG. 11. FIG. 11 is a schematic cross-sectional view of the structure shown in FIG. 9 cut along the C-C line. From FIG. 11, it can be seen that the opening 123 is formed between adjacent side walls 150 on the same strip opening 121, Due to the increased formation of openings 123, the density of the openings is increased, the space utilization rate is improved, and a large number of openings can be made in a small area, and these openings are used to form through holes or grooves in the follow-up, so that the openings can be formed in a small area. A large number of through-holes or grooves are produced inside.

请参考图12,图12为图9所示结构沿D-D线切开得到的截面示意图,从图12中可以看到,原来被柱状结构131占据的位置在柱状结构131被去除之后形成了开口122,开口122用于后续进一步形成通孔或者沟槽。Please refer to FIG. 12. FIG. 12 is a schematic cross-sectional view of the structure shown in FIG. 9 cut along the D-D line. It can be seen from FIG. 12 that the position originally occupied by the columnar structure 131 forms an opening 122 after the columnar structure 131 is removed. , the opening 122 is used for further forming through holes or trenches.

在以侧墙150和硬掩膜层120为掩膜蚀刻通孔101的过程中,侧墙150被同时蚀刻去除。当硬掩膜层120为金属硬掩膜层时,在介质层100与硬掩膜层120之间还包括刻蚀停止层110,因此,所述过程中也一并蚀刻刻蚀停止层110。During the process of etching the through hole 101 using the sidewall 150 and the hard mask layer 120 as a mask, the sidewall 150 is etched away simultaneously. When the hard mask layer 120 is a metal hard mask layer, the etch stop layer 110 is further included between the dielectric layer 100 and the hard mask layer 120 , therefore, the etch stop layer 110 is also etched during the above process.

本实施例在介质层100中形成的通孔101的密集程度高,这是因为,除了在原先柱状结构131占据的条状开口121(参考图9)的位置(即图9中开口122位置)形成了通孔外,在原先同一条状开口121上相邻两个侧墙150之间位置也形成了通孔101。图13中在形成了三列通孔101(列所在方向指图9所示B-B方向或者与B-B方向平行的方向),每列包括有五个通孔101,这五个通孔101中,在图13中每列从上往下数的第二个和第四个通孔101是由原来图9中对应开口122蚀刻而增加形成的,这样,从原来一列仅能形成三个通孔101变成形成五个通孔101,提高了通孔101的密度。In this embodiment, the density of the through holes 101 formed in the dielectric layer 100 is high, because, except for the position of the strip opening 121 (refer to FIG. 9 ) previously occupied by the columnar structure 131 (that is, the position of the opening 122 in FIG. 9 ) In addition to the formation of the through hole, the through hole 101 is also formed at the position between two adjacent side walls 150 on the same strip opening 121 originally. In Fig. 13, three rows of through holes 101 are formed (the direction of the row refers to the B-B direction shown in Fig. 9 or the direction parallel to the B-B direction), and each row includes five through holes 101. Among the five through holes 101, The second and fourth through holes 101 counted from top to bottom in each row in FIG. 13 are formed by etching the corresponding opening 122 in the original FIG. Forming five through holes 101 increases the density of the through holes 101 .

通过上述所述步骤,本实施例在同一条状开口121上形成相邻间距小于传统光刻工艺极限值的通孔101阵列,所形成的通孔101阵列排列规整,密集程度高。Through the above-mentioned steps, in this embodiment, an array of through holes 101 with an adjacent spacing smaller than the limit value of the traditional photolithography process is formed on the same strip opening 121 , and the formed array of through holes 101 is regularly arranged and highly dense.

需要说明的是,本实施例在介质层100中形成的是通孔101,在本发明的其它实施例中,也可以是在介质层100中形成沟槽。It should be noted that, in this embodiment, the through holes 101 are formed in the dielectric layer 100 , and in other embodiments of the present invention, trenches may also be formed in the dielectric layer 100 .

在完成上述步骤之后,本实施例还可以继续在通孔101中形成金属层(未图示),并通过平坦化工艺去除金属层高于介质层100的上表面的部分、硬掩膜层120和刻蚀停止层110,使金属层的上表面与介质层100的上表面齐平。After the above steps are completed, this embodiment can also continue to form a metal layer (not shown) in the through hole 101, and remove the part of the metal layer higher than the upper surface of the dielectric layer 100 and the hard mask layer 120 through a planarization process. and the etch stop layer 110 , so that the upper surface of the metal layer is flush with the upper surface of the dielectric layer 100 .

本实施例通过上述步骤过程,在三个条状开口121中分别先形成三个柱状结构131,然后在这九个柱状结构131所在位置形成九个开口123,如果按现有工艺,仅能够根据这九个开口123对应形成九个通孔或者沟槽。但是本实施例通过在柱状结构131侧面的形成侧墙150,通过控制侧墙150的厚度,在同一条状开口121上相邻两个侧墙150之间增加形成了一个开口122,从而使得一个条状开口121一共形成五个开口(分别为三个开口122和两个开口123),三个条状开口121中一共形成了十五个开口,最终形成了十五个通孔101,使得条状开口121上形成的通孔101的密度提高了(15-9)/9=66.7%。In this embodiment, through the above steps, three columnar structures 131 are firstly formed in the three strip-shaped openings 121, and then nine openings 123 are formed at the positions of the nine columnar structures 131. These nine openings 123 correspond to form nine through holes or grooves. However, in this embodiment, by forming a side wall 150 on the side of the columnar structure 131, and by controlling the thickness of the side wall 150, an opening 122 is formed between two adjacent side walls 150 on the same strip opening 121, so that a The strip-shaped openings 121 form a total of five openings (three openings 122 and two openings 123 respectively), a total of fifteen openings are formed in the three strip-shaped openings 121, and finally fifteen through holes 101 are formed, so that the strip The density of the through holes 101 formed on the shaped openings 121 is increased by (15-9)/9=66.7%.

在本发明的其它实施例中,假设有N条条状开口121,在每个条状开口121上对应形成M个柱状结构131,这样,如果仅在这M×N个柱状结构131所在位置形成开口,则仅能够形成M×N个开口,最终仅能形成M×N通孔或者沟槽,但是通过本发明所提供的半导体器件的形成方法,能够在同一条状开口121中相邻两个柱状结构131之间增加形成一个开口,这样,一共就能够形成(2M-1)×N个开口,最终可以形成(2M-1)×N个通孔或者沟槽,即可以增加形成(M-1)×N个开口,因此所形成的通孔或者沟槽的密度提高了(M-1)/M%。当M为100时,所形成的通孔或者沟槽的密度提高了99%,并且M越大,密度提高越多。In other embodiments of the present invention, assuming that there are N strip-shaped openings 121, M columnar structures 131 are correspondingly formed on each strip-shaped opening 121. In this way, if only M×N columnar structures 131 are formed openings, only M×N openings can be formed, and finally only M×N through holes or trenches can be formed, but through the method for forming a semiconductor device provided by the present invention, two adjacent openings can be formed An additional opening is formed between the columnar structures 131, so that (2M-1)×N openings can be formed in total, and finally (2M-1)×N through holes or trenches can be formed, that is, (M- 1)×N openings, so the density of the formed via holes or trenches is increased by (M-1)/M%. When M is 100, the density of formed via holes or trenches increases by 99%, and the larger M is, the more the density increases.

本发明实施例二提供另外一种半导体器件的形成方法,下面将结合图14至图23对本实施例提供的半导体器件的形成方法加以说明。Embodiment 2 of the present invention provides another method for forming a semiconductor device. The method for forming a semiconductor device provided in this embodiment will be described below with reference to FIGS. 14 to 23 .

在本实施例中,为了方便说明,定义一个三维坐标轴,所述三维坐标轴包括X、Y和Z三个轴向,并且它们相互垂直,从图14至图23的各个示意图所在轴向可以参考图中左下角处的坐标箭头,例如图14为X-Z截面示意图,而图15为X-Y截面示意图。In this embodiment, for the convenience of description, a three-dimensional coordinate axis is defined. The three-dimensional coordinate axis includes three axes of X, Y and Z, and they are perpendicular to each other. Referring to the coordinate arrows at the lower left corner of the figure, for example, FIG. 14 is a schematic X-Z sectional view, and FIG. 15 is a schematic X-Y sectional view.

请参考图14,提供衬底200。Referring to FIG. 14 , a substrate 200 is provided.

衬底200的材料可以是单晶或者非晶结构的硅或者硅锗,也可以是绝缘体上硅(SOI)或者绝缘体上锗(GOI),并可以包括其它的材料,例如掺杂砷化镓等化合物,本实施例对衬底200不做限制。The material of the substrate 200 may be silicon or silicon germanium with a single crystal or amorphous structure, silicon-on-insulator (SOI) or germanium-on-insulator (GOI), and may include other materials, such as doped gallium arsenide, etc. compounds, the substrate 200 is not limited in this embodiment.

请结合参考图14和图15,在衬底200上形成第一条状结构211。Please refer to FIG. 14 and FIG. 15 in combination, a first strip structure 211 is formed on the substrate 200 .

本实施例中,第一条状结构211的材料可以是光刻胶材料、底部抗反射层材料(例如无定形碳)、含硅底部抗反射层材料和氮化硅材料的一种或者多种的任意组合。第一条状结构211的形成过程可采用本领域技术人员熟知的技术,在此不再赘述。In this embodiment, the material of the first strip structure 211 may be one or more of a photoresist material, a bottom anti-reflection layer material (such as amorphous carbon), a silicon-containing bottom anti-reflection layer material, and a silicon nitride material. any combination of . The formation process of the first strip structure 211 can adopt techniques well known to those skilled in the art, and will not be repeated here.

图15是图14所示结构的俯视示意图,本实施例中,设置有三条相互平行的第一条状结构211,如图15所示。在本发明的其它实施例中,第一条状结构211条数也可以是一条、两条或者四条以上,本发明并不限定第一条状结构211的条数。本实施例中,第一条状结构211的宽度可以为2nm~200nm,这种宽度范围的第一条状结构211后续能够形成所需的立柱阵列。FIG. 15 is a schematic top view of the structure shown in FIG. 14 . In this embodiment, three first strip structures 211 parallel to each other are provided, as shown in FIG. 15 . In other embodiments of the present invention, the number of the first strip structures 211 may also be one, two or more than four, and the present invention does not limit the number of the first strip structures 211 . In this embodiment, the width of the first strip structure 211 may be 2nm˜200nm, and the first strip structure 211 in this width range can subsequently form a required pillar array.

请结合参考图16,在图14和图15所示的第一条状结构211侧面形成位于衬底200上的第一侧墙221。Please refer to FIG. 16 , the first sidewall 221 on the substrate 200 is formed on the side of the first strip structure 211 shown in FIG. 14 and FIG. 15 .

本实施例可以采用原子层沉积法(ALD)形成第一侧墙221,具体的,采用原子层沉积法在第一条状结构211的上表面、侧面以及衬底200的上表面沉积第一侧墙材料层(未图示),然后通过现有侧墙形成工艺形成第一侧墙221。第一侧墙221的材料为氮化铜,本实施例中,第一侧墙221的宽度可以为2nm~200nm。本实施例采用氮化铜制作第一侧墙221,在最终形成立柱之后,还包括在氢气气氛中对多个立柱进行退火处理,使氮化铜被还原成铜,形成铜立柱。In this embodiment, atomic layer deposition (ALD) can be used to form the first side wall 221. Specifically, the first side wall is deposited on the upper surface and side surfaces of the first strip structure 211 and the upper surface of the substrate 200 by using the atomic layer deposition method. A wall material layer (not shown), and then the first side wall 221 is formed through the existing side wall forming process. The material of the first sidewall 221 is copper nitride. In this embodiment, the width of the first sidewall 221 may be 2 nm˜200 nm. In this embodiment, copper nitride is used to make the first side wall 221 . After the pillars are finally formed, annealing is performed on the pillars in a hydrogen atmosphere, so that the copper nitride is reduced to copper to form the copper pillars.

请继续参考图17,去除图16中的第一条状结构211。Please continue to refer to FIG. 17 , the first strip structure 211 in FIG. 16 is removed.

本实施例在形成第一侧墙221之后,去除第一条状结构211,保留第一侧墙221,如图17所示。针对不同材料的第一条状结构211,可以用不同方法去除,例如当第一条状结构211由光刻胶或者有机底部抗反射层形成时,可以采用灰化工艺去除所述第一条状结构211,而当第一条状结构211由氮化硅制作而成时,可以采用磷酸溶液去除。In this embodiment, after the first sidewall 221 is formed, the first strip structure 211 is removed, and the first sidewall 221 is retained, as shown in FIG. 17 . Different methods can be used to remove the first strip structure 211 of different materials. For example, when the first strip structure 211 is formed by photoresist or organic bottom anti-reflection layer, the first strip structure 211 can be removed by ashing process. structure 211, and when the first strip structure 211 is made of silicon nitride, phosphoric acid solution can be used to remove it.

请结合参考图18和图19,形成牺牲层230覆盖第一侧墙221和衬底200。Please refer to FIG. 18 and FIG. 19 in combination, a sacrificial layer 230 is formed to cover the first sidewall 221 and the substrate 200 .

本实施例中,在去除第一条状结构211之后,形成牺牲层230覆盖第一侧墙221,牺牲层230的形成能够在第一侧墙221上方形成平整的层结构,以便后续继续形成其它各层。在图18所示的X-Z截面中可以看到,所述牺牲层230填充在第一侧墙221之间,并且高出第一侧墙221一段高度,在图19所示的Y-Z截面中,同样可以看到所述牺牲层230在第一侧墙221上方形成平整的层结构。In this embodiment, after removing the first strip structure 211, a sacrificial layer 230 is formed to cover the first sidewall 221. The formation of the sacrificial layer 230 can form a flat layer structure above the first sidewall 221, so as to continue to form other layers. It can be seen in the X-Z section shown in FIG. 18 that the sacrificial layer 230 is filled between the first side walls 221 and is higher than the first side wall 221 by a certain height. In the Y-Z section shown in FIG. 19 , the same It can be seen that the sacrificial layer 230 forms a flat layer structure above the first sidewall 221 .

请结合参考图18和图19,在牺牲层230上形成第二条状结构241,其中第二条状结构241的长度方向与第一侧墙221的长度方向呈90°的夹角。Please refer to FIG. 18 and FIG. 19 , the second strip structure 241 is formed on the sacrificial layer 230 , wherein the length direction of the second strip structure 241 forms an included angle of 90° with the length direction of the first sidewall 221 .

需要说明的是,在本发明的其它实施例中,第二条状结构241的长度方向与第一侧墙221的长度方向也可以呈大于等于45°且小于90°的其它任何夹角,例如45°、60°或者75°等。当第二条状结构241的长度方向与第一侧墙221的长度方向呈大于等于45°且小于90°的夹角范围时,第一侧墙221被后续第二侧墙251(请参考本实施例后续步骤)重叠的部分中,所述重叠部分的横截面会呈面积与周长的比值比较大的形状。例如本实施例中,重叠的部分的横截面会呈矩形。通常希望所制作的立柱222的横截面同样具有较大的面积周长比,因而在上述夹角范围为形成所需形状的立柱222提供了保证。It should be noted that, in other embodiments of the present invention, the lengthwise direction of the second strip structure 241 and the lengthwise direction of the first side wall 221 may also form any other included angle greater than or equal to 45° and less than 90°, for example 45°, 60° or 75° etc. When the length direction of the second strip structure 241 and the length direction of the first side wall 221 form an included angle range greater than or equal to 45° and less than 90°, the first side wall 221 is followed by the second side wall 251 (please refer to this Embodiment Subsequent steps) in the overlapped portion, the cross section of the overlapped portion will be in a shape with a relatively large ratio of area to perimeter. For example, in this embodiment, the cross section of the overlapped portion is rectangular. It is generally desired that the cross-section of the column 222 to be fabricated also has a relatively large area-to-peripheral ratio, thus providing a guarantee for forming the column 222 of the desired shape within the range of the included angle.

本实施例中,结合图18和图19可知,第二条状结构241有三条,为长条状,分布在牺牲层230上方。在本发明的其它实施例中,第二条状结构241条数也可以是一条、两条或者四条以上,本发明并不限定第二条状结构241的条数。同时,第二条状结构241的宽度可以为2nm~200nm,这种宽度范围的第二条状结构241与上述第一条状结构211的宽度范围相匹配,并且可进一步设置第一条状结构211的宽度与第二条状结构241的宽度相等,从而使得后续形成的立柱222(参考本说明书后续步骤)横截面为正方形。In this embodiment, referring to FIG. 18 and FIG. 19 , it can be known that there are three second strip structures 241 , which are elongated and distributed above the sacrificial layer 230 . In other embodiments of the present invention, the number of second strip structures 241 may also be one, two or more than four, and the present invention does not limit the number of second strip structures 241 . At the same time, the width of the second strip structure 241 can be 2nm-200nm, the second strip structure 241 in this width range matches the width range of the above-mentioned first strip structure 211, and the first strip structure can be further set The width of 211 is equal to the width of the second strip structure 241 , so that the post 222 formed subsequently (refer to the subsequent steps in this specification) has a square cross section.

请结合参考图20至图22,在图18和图19所示的第二条状结构241侧面形成位于牺牲层230上的第二侧墙251。Please refer to FIG. 20 to FIG. 22 in combination, the second sidewall 251 on the sacrificial layer 230 is formed on the side of the second strip structure 241 shown in FIG. 18 and FIG. 19 .

本实施例在牺牲层230上方形成第二侧墙材料层(未图示),第二侧墙材料层形成在第二条状结构241的顶部、侧面以及牺牲层230的上表面。本实施例可以采用原子层沉积法(ALD)形成所述第二侧墙材料层,其材料可以是氧化硅、氮化硅、氮氧化硅、碳化硅、碳氮化硅和氮化钛中的至少一种或者多种的任意组合,但需要保证第二侧墙材料层的材料与牺牲层230和第一侧墙221的材料均不同,并且,最好选用与牺牲层230和第一侧墙221的材料相比具有较高刻蚀选择比的材料。In this embodiment, a second sidewall material layer (not shown) is formed on the sacrificial layer 230 , and the second sidewall material layer is formed on the top and side of the second strip structure 241 and the upper surface of the sacrificial layer 230 . In this embodiment, atomic layer deposition (ALD) can be used to form the second sidewall material layer, and the material can be silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, and titanium nitride. Any combination of at least one or more, but it is necessary to ensure that the material of the second side wall material layer is different from the material of the sacrificial layer 230 and the first side wall 221, and it is best to choose the same material as the sacrificial layer 230 and the first side wall 221 material has a higher etch selectivity than the material.

在形成第二侧墙材料层之后,继续进行侧墙蚀刻工艺使第二侧墙材料层形成第二侧墙251,如图22所示。本实施例中第二侧墙251的厚度同样可以为2nm~200nm。After forming the second sidewall material layer, the sidewall etching process is continued to form the second sidewall material layer to form the second sidewall 251 , as shown in FIG. 22 . In this embodiment, the thickness of the second side wall 251 may also be 2 nm˜200 nm.

请参考图22,第二侧墙251位于牺牲层230的上表面,并且,根据上述描述可知,第一侧墙221的长度方向与第二侧墙251的长度方向相互垂直,虽然第一侧墙221和第二侧墙251之间隔着牺牲层230,但是两个侧墙之间存在对应位置(即上下间重叠的位置),第一侧墙221的对应位置在牺牲层230上的投影与第二侧墙251的对应位置在牺牲层230上的投影重合。Please refer to FIG. 22, the second side wall 251 is located on the upper surface of the sacrificial layer 230, and, according to the above description, the length direction of the first side wall 221 and the length direction of the second side wall 251 are perpendicular to each other, although the first side wall 221 and the second side wall 251 are separated by a sacrificial layer 230, but there is a corresponding position between the two side walls (that is, a position where the upper and lower sides overlap). The projection of the corresponding position of the first side wall 221 on the sacrificial layer 230 is the same as that of the second The projections of corresponding positions of the two sidewalls 251 on the sacrificial layer 230 coincide.

请结合参考图22和图23,以第二侧墙251为掩模,蚀刻牺牲层230和第一侧墙221,并去除牺牲层230,形成矩阵排列的多个立柱222。Please refer to FIG. 22 and FIG. 23 in combination, using the second sidewall 251 as a mask, etch the sacrificial layer 230 and the first sidewall 221 , and remove the sacrificial layer 230 to form a plurality of pillars 222 arranged in a matrix.

本实施例中,可以采用卤族元素的等离子体来蚀刻所述牺牲层230和所述第二侧墙251。在蚀刻时,第一侧墙221只有上述对应位置处的部分被保留下来,蚀刻完成后,第一侧墙221被蚀刻成立柱222。所形成的立柱222为氮化铜材料的立柱222。接着,可以在氢气气氛中对立柱222进行退火处理,使氮化铜被还原成铜,形成铜的立柱222,具体的,可以在100°C~400°C的温度条件下,进行退火,形成铜立柱222。In this embodiment, the sacrificial layer 230 and the second sidewall 251 may be etched by plasma of halogen elements. During etching, only the portion of the first sidewall 221 at the above corresponding position is retained, and after the etching is completed, the first sidewall 221 is etched to form a column 222 . The pillars 222 formed are pillars 222 of copper nitride material. Next, the post 222 can be annealed in a hydrogen atmosphere to reduce the copper nitride to copper to form the copper post 222. Specifically, annealing can be performed at a temperature of 100°C to 400°C to form Copper column 222.

本实施例采用氮化铜制作所述第一侧墙221,氮化铜是一种金属化合物,它可以运用原子层沉积方法来形成,因此可以用来形成厚度较小的第一侧墙221,从而保证后续形成密集排列的立柱222,并且,氮化铜容易被还原成铜,后续容易将立柱222还原成金属插塞,因而特别适合用于本发明的技术方案。In this embodiment, copper nitride is used to make the first side wall 221. Copper nitride is a metal compound, which can be formed by atomic layer deposition, so it can be used to form the first side wall 221 with a small thickness. Therefore, it is ensured that the pillars 222 arranged densely will be formed later, and the copper nitride is easily reduced to copper, and the pillars 222 are easily reduced to metal plugs later, so it is particularly suitable for the technical solution of the present invention.

经过上述步骤,本实施例形成了立柱222的密集阵列,所述立柱222是在第一侧墙221上,并且立柱222是在上述第一侧墙221的对应位置处形成的,而该对应位置是第一侧墙221与第二侧墙251的垂直重叠部分确定的,由于第一侧墙221和第二侧墙251各自相互之间的距离都可以小于光刻工艺的极限值,因此本实施例所形成的立柱222的阵列中,相邻立柱222之间的距离可以小于传统光刻工艺极限值,形成的立柱222阵列排列规整,密集程度高。After the above steps, this embodiment forms a dense array of uprights 222, the uprights 222 are on the first side wall 221, and the uprights 222 are formed at the corresponding positions of the above-mentioned first side walls 221, and the corresponding positions It is determined by the vertical overlap between the first sidewall 221 and the second sidewall 251. Since the distances between the first sidewall 221 and the second sidewall 251 can be smaller than the limit value of the photolithography process, this implementation In the column array 222 formed in the example, the distance between adjacent columns 222 may be smaller than the limit value of the traditional photolithography process, and the formed column 222 array is regular and dense.

图中虽然未显示,但是在完成上述步骤之后,本实施例还可以继续在形成的立柱222(此时立柱222可以是被还原后的铜立柱)之间形成低k或者超低k介质材料。在此之前,先要去除上述过程中残留的牺牲层230,可以采用氧基(O-)的等离子体将残留的牺牲层230和第二侧墙251去除,然后可以采取物理气相沉积法(PVD)、化学气相沉积法(CVD)或者原子层沉积法(ALD)在立柱222之间的衬底200上形成低k或者超低k介质材料。形成低k或者超低k介质材料之后,立柱222即转化为金属插塞。Although not shown in the figure, after the above steps are completed, this embodiment can continue to form a low-k or ultra-low-k dielectric material between the formed pillars 222 (in this case, the pillars 222 can be reduced copper pillars). Prior to this, the sacrificial layer 230 remaining in the above process must be removed first, and the remaining sacrificial layer 230 and the second sidewall 251 can be removed by oxygen (O-) plasma, and then physical vapor deposition (PVD ), chemical vapor deposition (CVD) or atomic layer deposition (ALD) to form a low-k or ultra-low-k dielectric material on the substrate 200 between the pillars 222 . After the low-k or ultra-low-k dielectric material is formed, the post 222 is converted into a metal plug.

本发明所提供的两种半导体器件的形成方法分别采用条状开口和条状结构的设置,同时配合采用侧墙形成工艺以及将侧墙作为掩膜进行蚀刻的方法,形成了矩阵排布的通孔、沟槽或者金属插塞,所形成的通孔、沟槽或者金属插塞排列规整,密集程度高。The forming methods of the two semiconductor devices provided by the present invention respectively adopt strip-shaped openings and strip-shaped structures, and at the same time cooperate with the sidewall forming process and the method of etching the sidewalls as a mask to form a matrix arrangement. Holes, grooves or metal plugs, the formed through holes, grooves or metal plugs are arranged regularly and densely.

虽然本发明披露如上,但本发明并非限定于此。任何本领域技术人员,在不脱离本发明的精神和范围内,均可作各种更动与修改,因此本发明的保护范围应当以权利要求所限定的范围为准。Although the present invention is disclosed above, the present invention is not limited thereto. Any person skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, so the protection scope of the present invention should be based on the scope defined in the claims.

Claims (9)

1. the forming method of a semiconductor device, it is characterised in that including:
Substrate is provided, described substrate comprises dielectric layer;
Described dielectric layer is formed hard mask layer;
Described hard mask layer is formed and runs through one or more strip of described hard mask layer thickness and open Mouthful;
The two or more post along described strip Opening length directional spreding is formed in each described strip opening Shape structure, the upper surface of described column structure is higher than the upper surface of described hard mask layer;
Being formed in the side of described column structure and be positioned at the side wall on described hard mask layer, described side wall is along same Double thickness on strip Opening length direction described in is less than adjacent two institutes on same described strip opening State the distance between column structure;
Remove described column structure;
With described side wall and described hard mask layer as mask, described dielectric layer forms through hole or groove.
2. forming method as claimed in claim 1, it is characterised in that also include: at described through hole or ditch Groove is formed the upper surface flush of metal level, the upper surface of described metal level and described dielectric layer.
3. forming method as claimed in claim 1, it is characterised in that described hard mask layer is metal hard mask Layer, before forming described metal hard mask layer, also includes: at described dielectric layer on described dielectric layer Upper formation etching stop layer.
4. forming method as claimed in claim 3, it is characterised in that the material bag of described metal hard mask layer Including titanium nitride or copper nitride, thickness isThe material of described etching stop layer includes oxygen One or more combination in any of SiClx, silicon nitride, silicon oxynitride, carborundum and carbonitride of silicium.
5. forming method as claimed in claim 3, it is characterised in that the material of described side wall include silicon oxide, One in silicon nitride, silicon oxynitride, carborundum, carbonitride of silicium, titanium nitride and copper nitride or many The combination in any planted.
6. forming method as claimed in claim 1, it is characterised in that the material of described column structure includes light Photoresist material, siliceous bottom anti-reflective layer material, amorphous carbon material and the one of silicon nitride material or The combination in any that person is multiple, height is 5nm~100nm.
7. forming method as claimed in claim 1, it is characterised in that the width of described strip opening is 5nm~200nm.
8. forming method as claimed in claim 1, it is characterised in that described strip opening is two or more, The adjacent distance between two described strip openings is less than or equal to the twice of described side wall thicknesses.
9. forming method as claimed in claim 1, it is characterised in that the shape of cross section of described column structure For circular, oval, rectangle or rhombus.
CN201310157855.0A 2013-04-28 2013-04-28 Method of forming semiconductor device Active CN104124149B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610536743.XA CN106206288B (en) 2013-04-28 2013-04-28 The forming method of semiconductor devices
CN201310157855.0A CN104124149B (en) 2013-04-28 2013-04-28 Method of forming semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310157855.0A CN104124149B (en) 2013-04-28 2013-04-28 Method of forming semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201610536743.XA Division CN106206288B (en) 2013-04-28 2013-04-28 The forming method of semiconductor devices

Publications (2)

Publication Number Publication Date
CN104124149A CN104124149A (en) 2014-10-29
CN104124149B true CN104124149B (en) 2016-10-05

Family

ID=51769519

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610536743.XA Active CN106206288B (en) 2013-04-28 2013-04-28 The forming method of semiconductor devices
CN201310157855.0A Active CN104124149B (en) 2013-04-28 2013-04-28 Method of forming semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201610536743.XA Active CN106206288B (en) 2013-04-28 2013-04-28 The forming method of semiconductor devices

Country Status (1)

Country Link
CN (2) CN106206288B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110233097B (en) * 2018-03-06 2021-11-23 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor device
CN110364478B (en) * 2018-03-26 2022-01-28 中芯国际集成电路制造(上海)有限公司 Method for forming metal connection structure
CN110349909B (en) * 2018-04-03 2021-07-13 中芯国际集成电路制造(上海)有限公司 Semiconductor device and method of forming the same
US10529570B1 (en) * 2018-11-20 2020-01-07 Nanya Technology Corporation Method for preparing a semiconductor structure
CN112382607B (en) * 2020-10-28 2023-08-11 上海华力集成电路制造有限公司 Method for manufacturing metal groove in copper process

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107159A (en) * 1999-01-16 2000-08-22 United Semiconductor Corp. Method for fabricating a shallow trench isolation structure
CN101140882A (en) * 2006-09-04 2008-03-12 中芯国际集成电路制造(上海)有限公司 Through-hole etching method
CN101170120A (en) * 2006-10-24 2008-04-30 旺宏电子股份有限公司 Phase change memory cell with dual access devices
CN101295643A (en) * 2007-04-24 2008-10-29 中芯国际集成电路制造(上海)有限公司 Through hole etching method and through hole mask
CN101847655A (en) * 2010-04-22 2010-09-29 上海宏力半导体制造有限公司 Trench grate capable of improving trench grate MOS device performance and manufacture method thereof
CN102522370A (en) * 2011-12-22 2012-06-27 上海宏力半导体制造有限公司 Formation method of contact hole

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101061316B1 (en) * 2007-09-28 2011-08-31 주식회사 하이닉스반도체 Method of forming fine pattern of semiconductor device
TWI476816B (en) * 2009-06-26 2015-03-11 羅門哈斯電子材料有限公司 Self-aligned spacer multiple patterning methods
CN102446703A (en) * 2010-10-14 2012-05-09 中芯国际集成电路制造(上海)有限公司 Dual patterning method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107159A (en) * 1999-01-16 2000-08-22 United Semiconductor Corp. Method for fabricating a shallow trench isolation structure
CN101140882A (en) * 2006-09-04 2008-03-12 中芯国际集成电路制造(上海)有限公司 Through-hole etching method
CN101170120A (en) * 2006-10-24 2008-04-30 旺宏电子股份有限公司 Phase change memory cell with dual access devices
CN101295643A (en) * 2007-04-24 2008-10-29 中芯国际集成电路制造(上海)有限公司 Through hole etching method and through hole mask
CN101847655A (en) * 2010-04-22 2010-09-29 上海宏力半导体制造有限公司 Trench grate capable of improving trench grate MOS device performance and manufacture method thereof
CN102522370A (en) * 2011-12-22 2012-06-27 上海宏力半导体制造有限公司 Formation method of contact hole

Also Published As

Publication number Publication date
CN106206288B (en) 2019-01-22
CN106206288A (en) 2016-12-07
CN104124149A (en) 2014-10-29

Similar Documents

Publication Publication Date Title
CN104733291B (en) Method for patterning integrated circuits
KR101449772B1 (en) Efficient pitch multiplication process
KR101262471B1 (en) Methods of forming isolated active areas, trenches, and conductive lines in semiconductor structures
TWI607957B (en) Self-aligned nanowire and its forming method and integrated circuit structure
CN112309838B (en) Semiconductor structures and methods of forming them
US8120103B2 (en) Semiconductor device with vertical gate and method for fabricating the same
WO2008061031A1 (en) Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures
KR20130027823A (en) Methods of manufacturing a vertical memory device
CN104124149B (en) Method of forming semiconductor device
US9698015B2 (en) Method for patterning a semiconductor substrate
CN111403397A (en) 3D NAND memory and manufacturing method thereof
WO2021258561A1 (en) Memory forming method and memory
US8216939B2 (en) Methods of forming openings
CN103390551B (en) Method for fabricating patterned structure of semiconductor device
CN114373712B (en) Semiconductor structure and forming method thereof
CN112086346B (en) Semiconductor device and method of forming the same
CN111668093B (en) Semiconductor device and method of forming the same
CN112908836B (en) Semiconductor structure and forming method thereof
US7816270B2 (en) Method of forming minute patterns in semiconductor device using double patterning
CN104934366A (en) Method for forming structure with air gap
CN104103574B (en) The preparation method of semiconductor devices
CN112447513A (en) Semiconductor structure and forming method thereof
CN111952154A (en) Patterning method and semiconductor device formed therefrom
TWI532123B (en) Memory device and method of manufacturing memory structure
CN114639604A (en) Method for forming semiconductor structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant