[go: up one dir, main page]

CN104124947B - baseline voltage holding structure and pulse shaper - Google Patents

baseline voltage holding structure and pulse shaper Download PDF

Info

Publication number
CN104124947B
CN104124947B CN201310145633.7A CN201310145633A CN104124947B CN 104124947 B CN104124947 B CN 104124947B CN 201310145633 A CN201310145633 A CN 201310145633A CN 104124947 B CN104124947 B CN 104124947B
Authority
CN
China
Prior art keywords
baseline
input
operational amplifier
baseline voltage
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201310145633.7A
Other languages
Chinese (zh)
Other versions
CN104124947A (en
Inventor
陈晓璐
张雅聪
陈中建
鲁文高
周春芝
邵建辉
杨团伟
刘大海
刘正
朱红英
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CN201310145633.7A priority Critical patent/CN104124947B/en
Publication of CN104124947A publication Critical patent/CN104124947A/en
Application granted granted Critical
Publication of CN104124947B publication Critical patent/CN104124947B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)
  • Measurement Of Radiation (AREA)

Abstract

本发明公开了一种基线电压保持结构及直流耦合结构的脉冲整形器。本发明实现了对读出电路基线电压漂移的抑制,基线漂移值,即基线电压与参考电压的差值转换成电流值并进行放大,放大后的电流反馈回前级输入端,形成一个高增益、窄带宽的负反馈环路,从而使得基线电压固定在参考值。本发明的方法使得基线电压值由反馈环路确定,而不受电路元器件参数适配等非理想因素的影响;反馈环路的开关受主信号通路中有效信号的控制,保证了基线保持模块不对有效信号产生影响。本发明可以满足低功耗、低噪声辐射探测系统的要求,将会获得广泛的应用。

The invention discloses a pulse shaper with a baseline voltage maintaining structure and a DC coupling structure. The invention realizes the suppression of the baseline voltage drift of the readout circuit, and the baseline drift value, that is, the difference between the baseline voltage and the reference voltage is converted into a current value and amplified, and the amplified current is fed back to the input terminal of the previous stage to form a high gain , Narrow bandwidth negative feedback loop, so that the baseline voltage is fixed at the reference value. The method of the present invention enables the baseline voltage value to be determined by the feedback loop without being affected by non-ideal factors such as parameter adaptation of circuit components; the switch of the feedback loop is controlled by the effective signal in the main signal path, ensuring the baseline maintenance module Has no effect on valid signals. The invention can meet the requirements of low power consumption and low noise radiation detection system, and will be widely used.

Description

基线电压保持结构及脉冲整形器Baseline voltage hold structure and pulse shaper

技术领域technical field

本发明属于辐射探测系统读出电路的读出结构和读出方法技术领域。The invention belongs to the technical field of a readout structure and a readout method of a readout circuit of a radiation detection system.

背景技术Background technique

辐射探测系统在高能物理、军事、工农业、医学、天文等领域有着广泛的应用。辐射探测系统的核心组件包括辐射探测器和读出电路。辐射探测器的作用是实现辐射量到电荷量的转换,读出电路的作用是完成电荷脉冲信号的处理和读出。读出电路对辐射探测系统的性能有重要影响。近年来,随着CMOS工艺的发展,大规模CMOS辐射探测器读出电路已经成为主流。Radiation detection systems are widely used in high-energy physics, military affairs, industry and agriculture, medicine, astronomy and other fields. The core components of a radiation detection system include radiation detectors and readout circuits. The function of the radiation detector is to realize the conversion of the radiation quantity to the charge quantity, and the function of the readout circuit is to complete the processing and readout of the charge pulse signal. The readout circuit has a significant impact on the performance of the radiation detection system. In recent years, with the development of CMOS technology, large-scale CMOS radiation detector readout circuits have become mainstream.

一个典型的辐射探测器读出电路包括电荷灵敏放大器(Charge SensitiveAmplifier,简称CSA)、脉冲整形器(Pulse Shaper)、甄别器和输出缓冲器等几部分,电路结构如图1所示。电荷灵敏放大器是辐射探测器与读出电路的接口,完成电荷脉冲信号的接收与积分等功能。脉冲整形器一般为一带通滤波器,完成对前级输出脉冲信号的降噪和整形。甄别器可采用滞回比较器,以减少噪声干扰的影响,完成对脉冲信号与阈值电压Vth之间的比较,比较结果送入计数器进行统计、输出。A typical radiation detector readout circuit includes a Charge Sensitive Amplifier (CSA for short), a Pulse Shaper (Pulse Shaper), a discriminator, and an output buffer. The circuit structure is shown in Figure 1. The charge sensitive amplifier is the interface between the radiation detector and the readout circuit, and completes the functions of receiving and integrating the charge pulse signal. The pulse shaper is generally a band-pass filter, which completes the noise reduction and shaping of the output pulse signal of the previous stage. The discriminator can use a hysteresis comparator to reduce the influence of noise interference, complete the comparison between the pulse signal and the threshold voltage Vth, and send the comparison result to the counter for statistics and output.

电荷灵敏放大器一般采用电容负反馈形式的积分器,该形式的积分器可以避免因探测器电容不同而对电荷信号放大增益产生的影响。同时为避免电荷灵敏放大器输出端饱和,电路采用负反馈电阻来实现连续时间的电荷泄放。电荷灵敏放大器的传输函数可表示为:The charge sensitive amplifier generally adopts an integrator in the form of capacitive negative feedback, which can avoid the influence on the amplification gain of the charge signal due to the difference in the capacitance of the detector. At the same time, in order to avoid the saturation of the output terminal of the charge-sensitive amplifier, the circuit uses a negative feedback resistor to realize continuous-time charge discharge. The transfer function of the charge-sensing amplifier can be expressed as:

其中Cf为负反馈电容,Rf为负反馈电阻,Qin输入电荷总量。Among them, C f is the negative feedback capacitance, R f is the negative feedback resistance, and Qin inputs the total amount of charge.

脉冲整形器采用了CR-RC2结构,在对前级输出信号完成降噪和整形的同时实现了信号的进一步放大。由于辐射探测器产生的电荷脉冲信号量可能很小,读出电路需要实现较大的增益,这部分增益主要由脉冲整形器来实现。直接采用交流耦合形式的整形器在输出端会产生过冲,输出过冲需要较长的回复时间,严重影响探测系统的计数率。采用极零相消结构的整形器则能够通过消除极点从而避免输出过冲,提高探测系统的计数率。极零相消电路结构如图2所示,设置RfCf=RpzCdif,使脉冲整形器产生的零点可以与电荷灵敏放大器的极点相消,其中Rpz和Cdif分别为极零相消模块的电阻电容。The pulse shaper adopts the CR-RC 2 structure, which realizes the further amplification of the signal while completing the noise reduction and shaping of the output signal of the previous stage. Since the amount of the charge pulse signal generated by the radiation detector may be small, the readout circuit needs to achieve a large gain, and this part of the gain is mainly realized by the pulse shaper. The shaper that directly adopts the form of AC coupling will produce overshoot at the output end, and the output overshoot requires a long recovery time, which seriously affects the counting rate of the detection system. The shaper with pole-zero cancellation structure can avoid output overshoot by eliminating poles and improve the counting rate of the detection system. The pole-zero cancellation circuit structure is shown in Figure 2. Set R f C f = R pz C dif , so that the zero point generated by the pulse shaper can cancel the pole point of the charge-sensing amplifier, where R pz and C dif are pole-zero The resistance and capacitance of the cancellation module.

电阻Rpz的存在使得整个主信号通路存在直流通路,电路中存在的失配和有效信号一起被逐级放大,最终使得输出级基线电压产生较大的漂移。电路中的失配是一个随机值,对基线电压漂移值起主要作用的是电荷灵敏放大器的输入失配和极零相消电路的失配。同时,电路中存在的失配还随着环境温度的变化而变化。因此,基线电压漂移值是一个随机且随环境温度变化的电压值,很难通过一个固定的电压或者电流对电路进行补偿从而减小基线电压漂移值。The existence of the resistor R pz makes the entire main signal path have a DC path, and the mismatch existing in the circuit is amplified step by step with the effective signal, which eventually causes a large drift in the baseline voltage of the output stage. The mismatch in the circuit is a random value, and the main contributors to the baseline voltage drift value are the input mismatch of the charge sense amplifier and the mismatch of the pole-zero canceling circuit. At the same time, the mismatch existing in the circuit also changes with the ambient temperature. Therefore, the baseline voltage drift value is a random voltage value that varies with the ambient temperature, and it is difficult to compensate the circuit with a fixed voltage or current to reduce the baseline voltage drift value.

发明内容Contents of the invention

本发明提供了一种新型的基线电压保持(baseline holder)结构,该结构在脉冲整形器内部形成局部负反馈环路,目的是在不增加功耗和不牺牲信噪比的前提下将基线电压稳定在一个固定参考电压值。The present invention provides a novel baseline voltage holding (baseline holder) structure, which forms a local negative feedback loop inside the pulse shaper, with the purpose of reducing the baseline voltage without increasing power consumption and without sacrificing signal-to-noise ratio. stable at a fixed reference voltage value.

本发明的技术方案是将输出信号的基线电压与参考电压的差值转换为电流值,并进一步将其放大反馈回前级电路形成负反馈环路,由于负反馈环路实现了较大的增益,输出信号的基线电压最终被固定在参考电压值。负反馈环路作为辅助环路,用以抑制基线电压的漂移,应保证其不对有效信号产生影响,因此在反馈环路中增加开关,主信号通路对有效输入信号做出响应时断开反馈环路。对于主信号通路,整形器实现了较大增益,因此电荷灵敏放大器对于噪声更加敏感,从噪声角度考虑,电流负反馈没有反馈到电荷灵敏放大器输入端,而是反馈回整形器中间节点。基线电压保持模块的电路结构如图3所示,基线保持模块在整形器中形成了一个局部负反馈环路,使得采用直流耦合结构的脉冲整形器具有基线保持的特性。该结构主要包括一个跨导结构和一个带开关结构的双向低通电流镜,结构十分简单,易于实现低功耗、低噪声的设计要求。The technical solution of the present invention is to convert the difference between the baseline voltage of the output signal and the reference voltage into a current value, and further amplify it and feed it back to the previous stage circuit to form a negative feedback loop, because the negative feedback loop achieves a larger gain , the baseline voltage of the output signal is finally fixed at the reference voltage value. The negative feedback loop is used as an auxiliary loop to suppress the drift of the baseline voltage. It should be ensured that it does not affect the effective signal. Therefore, a switch is added in the feedback loop, and the feedback loop is disconnected when the main signal path responds to the effective input signal. road. For the main signal path, the shaper achieves a large gain, so the charge-sensitive amplifier is more sensitive to noise. From the perspective of noise, the current negative feedback is not fed back to the input terminal of the charge-sensitive amplifier, but is fed back to the middle node of the shaper. The circuit structure of the baseline voltage holding module is shown in Figure 3. The baseline holding module forms a local negative feedback loop in the shaper, so that the DC-coupled pulse shaper has the characteristic of baseline holding. The structure mainly includes a transconductance structure and a bidirectional low-pass current mirror with a switch structure, the structure is very simple, and it is easy to realize the design requirements of low power consumption and low noise.

运算放大器OTA和电阻RT组成的跨导结构实现了电压到电流的转换。运算放大器OTA的正输入端为参考电压Vref,因此OTA的负输入端电压值也被钳位在参考电压Vref,即电阻RT两端电压值分别为整形器输出电压Vout和参考电压Vref,电压差值与流过电阻RT的电流成正比。The transconductance structure composed of operational amplifier OTA and resistor RT realizes the conversion from voltage to current. The positive input terminal of the operational amplifier OTA is the reference voltage V ref , so the voltage value of the negative input terminal of the OTA is also clamped at the reference voltage V ref , that is, the voltage values at both ends of the resistor R T are the shaper output voltage V out and the reference voltage V ref , the voltage difference is proportional to the current flowing through the resistor RT .

反馈环路中开关受主信号通路中有效信号控制,有效信号通过时,甄别器做出相应,产生一个窄脉冲,该窄脉冲的跳变沿用以触发一个脉冲发生器,该脉冲发生器产生一个宽度固定为τ的脉冲用以控制反馈环路中的开关,脉冲宽度τ由有效信号时间常数决定。The switch in the feedback loop is controlled by the effective signal in the main signal path. When the effective signal passes through, the discriminator responds and generates a narrow pulse. The jump edge of the narrow pulse is used to trigger a pulse generator, which generates a A pulse with a fixed width τ is used to control the switch in the feedback loop, and the pulse width τ is determined by the effective signal time constant.

主信号通路中无有效信号通过时,整形器输出电压值Vout为基线电压,此时开关处于闭合状态,双向电流镜的一端处于导通状态。当输出基线电压低于参考电压时,PMOS管Mp1、Mp2和电容C1组成的低通电流镜处于导通状态,NMOS管电流镜处于关闭状态,反馈回前级的反馈电流可表示为:When there is no effective signal passing through the main signal path, the output voltage value V out of the shaper is the baseline voltage. At this time, the switch is in the closed state, and one end of the bidirectional current mirror is in the conductive state. When the output baseline voltage is lower than the reference voltage, the low-pass current mirror composed of PMOS transistors Mp1, Mp2 and capacitor C1 is in the on state, and the NMOS transistor current mirror is in the off state. The feedback current fed back to the previous stage can be expressed as:

其中ωp≈gml/Cl,gml为MOS管Mp1的跨导值,N为电流镜放大倍数。Where ω pg ml /Cl, g ml is the transconductance value of the MOS tube Mp1, and N is the magnification of the current mirror.

流过Mp1的电流值等于流过电阻RT的电流,Mp2实现了电流的N倍放大,电容C1则限制了电流镜的带宽。当ωp远小于整形器的时间常数时,电流镜的带宽远小于主信号通路的工作频率,一方面保证了反馈环路引入的噪声极小,另一方面保证了反馈环路的稳定性。当输出基线电压高于参考电压时,PMOS管电流镜处于关闭状态,NMOS管Mn1、Mn2和电容C2组成的低通电流镜处于导通状态。The current value flowing through Mp1 is equal to the current flowing through the resistor RT, Mp2 realizes the N times amplification of the current, and the capacitor C1 limits the bandwidth of the current mirror. When ω p is much smaller than the time constant of the shaper, the bandwidth of the current mirror is much smaller than the operating frequency of the main signal path. On the one hand, it ensures that the noise introduced by the feedback loop is minimal, and on the other hand, it ensures the stability of the feedback loop. When the output baseline voltage is higher than the reference voltage, the PMOS transistor current mirror is in the off state, and the low-pass current mirror composed of the NMOS transistors Mn1, Mn2 and the capacitor C2 is in the on state.

无基线保持模块时,基线电压漂移值为ΔVout,增加基线保持模块后,基线电压漂移值为ΔVout,closed,两者关系可表示为:When there is no baseline hold module, the baseline voltage drift value is ΔV out , after adding the baseline hold module, the baseline voltage drift value is ΔV out, closed , the relationship between the two can be expressed as:

其中Aopen为主信号通路开环增益,β为反馈系数,Vos为运算放大器OTA输入失配电压,环路增益β·Aopen可表示为:Among them, A open is the open-loop gain of the main signal path, β is the feedback coefficient, V os is the input mismatch voltage of the operational amplifier OTA, and the loop gain β·A open can be expressed as:

其中τ0=RshCsh为脉冲整形器时间常数,Rsh和Csh分别为反馈电阻电容。根据上述表达式可得出如下结论:环路低频增益越大,基线电压漂移值越小;ωp越小,环路带宽越窄,当ωp远小于τ0时,环路可看成单极点结构,可保证环路稳定性,同时反馈回前级的噪声越小。Where τ 0 =R sh C sh is the time constant of the pulse shaper, R sh and C sh are the feedback resistance and capacitance respectively. According to the above expression, the following conclusions can be drawn: the greater the low-frequency gain of the loop, the smaller the baseline voltage drift; the smaller the ω p , the narrower the loop bandwidth. When ω p is much smaller than τ 0 , the loop can be regarded as a single The pole structure can ensure the stability of the loop, and at the same time, the noise fed back to the front stage is smaller.

当主信号通路有有效信号通过时,整形器输出电压值Vout包含了对输入信号的响应,此时开关处于断开状态。流过Mp1(或Mn1)电流值仍等于流过电阻RT的电流;开关断开,电容Cl和C2无充放电通路,电压保持开关断开前一瞬间电压值,因此流过Mp2和Mn2的反馈电流值同为开关断开前一瞬间流过MOS管的电流值。由于基线漂移值通常不会出现瞬变,反馈电流仍可用于抑制基线的漂移。基线保持模块的开关控制信号可能存在延迟,部分有效信号进入反馈环路,由于反馈环路带宽极窄,有效信号在环路中被滤去,进一步保证了基线电压的稳定性。When a valid signal passes through the main signal path, the output voltage value V out of the shaper contains the response to the input signal, and the switch is in an off state at this time. The current value flowing through Mp1 (or Mn1) is still equal to the current flowing through the resistor RT; the switch is turned off, the capacitors Cl and C2 have no charge and discharge path, and the voltage maintains the voltage value at the moment before the switch is turned off, so the current flowing through Mp2 and Mn2 The feedback current value is also the current value flowing through the MOS tube immediately before the switch is turned off. Since the baseline drift value is usually not transient, the feedback current can still be used to suppress the drift of the baseline. The switch control signal of the baseline holding module may be delayed, and some effective signals enter the feedback loop. Due to the extremely narrow bandwidth of the feedback loop, the effective signals are filtered out in the loop, which further ensures the stability of the baseline voltage.

附图说明Description of drawings

图1是典型的辐射探测器读出电路结构框图;Fig. 1 is a structural block diagram of a typical radiation detector readout circuit;

图2是包含极零相消结构的辐射探测器读出电路结构框图;Fig. 2 is a structural block diagram of a radiation detector readout circuit including a pole-zero cancellation structure;

图3是本发明中提出的新型基线保持模块结构图;Fig. 3 is a novel baseline maintenance module structure diagram proposed in the present invention;

图4是无基线保持模块时辐射探测器读出电路的基线电压值与温度变化关系图;Fig. 4 is a graph showing the relationship between the baseline voltage value and the temperature change of the radiation detector readout circuit when there is no baseline maintenance module;

图5是有无基线保持模块时辐射探测器读出电路的模拟输出对比图及开关控制信号。Fig. 5 is a comparison diagram of analog output and switch control signal of the radiation detector readout circuit with or without the baseline maintenance module.

具体实施方式detailed description

下面通过实施方式详细说明本发明。The present invention will be described in detail below through embodiments.

辐射探测器读出电路接收到的电荷量常常很微弱,这就要求脉冲整形器实现较大倍数的增益,设计验证中针对的读出电路实现的放大倍数在40倍左右。电荷灵敏放大器的输入失配通常在几毫伏量级,同时考虑到电路中电阻电容的失配,以及脉冲整形器的失配,最终的基线电压漂移值可到达一百毫伏以上。对无基线保持模块的电路结构进行了流片测试,多个通道测试结果表明基线漂移值为随机量,最大漂移值可达到±150mV。随机选取一个通道进行温度测试,基线电压值(baseline)与环境温度的关系如图4所示,参考电压为1.6V。The amount of charge received by the radiation detector readout circuit is often very weak, which requires the pulse shaper to achieve a large multiple of gain. The readout circuit in the design verification achieves a magnification of about 40 times. The input mismatch of the charge-sensitive amplifier is usually on the order of several millivolts. Considering the mismatch of the resistors and capacitors in the circuit and the mismatch of the pulse shaper, the final baseline voltage drift can reach more than 100 millivolts. The tape-out test of the circuit structure without the baseline holding module is carried out. The test results of multiple channels show that the baseline drift value is random, and the maximum drift value can reach ±150mV. A channel is randomly selected for temperature testing. The relationship between the baseline voltage value (baseline) and the ambient temperature is shown in Figure 4, and the reference voltage is 1.6V.

为了抑制基线漂移,在电路结构中增加图3所示的新型基线保持结构。增加该模块在有效抑制基线漂移的同时必须不能牺牲电路原有的性能,主要包括电路的功耗和信噪比。在功耗上,基线保持模块主要消耗模块为运算放大器OTA,OTA只要求高增益不要带宽,可以实现低功耗设计,在本实施方案中OTA的电流消耗低于1μA。在噪声上,电容C1和C2极大的限制了环路带宽,要求环路带宽必须远小于主信号通路的工作频率,反馈环路引起的噪声相较于主信号通路可忽略,本实施方案中用来限制带宽的电容为纳法量级。In order to suppress baseline drift, a new baseline holding structure shown in Figure 3 is added to the circuit structure. Adding this module must not sacrifice the original performance of the circuit while effectively suppressing the baseline drift, mainly including the power consumption and signal-to-noise ratio of the circuit. In terms of power consumption, the main consumption module of the baseline maintenance module is the operational amplifier OTA. OTA only requires high gain and no bandwidth, and can realize low power consumption design. In this embodiment, the current consumption of OTA is lower than 1 μA. In terms of noise, capacitors C1 and C2 greatly limit the loop bandwidth, which requires the loop bandwidth to be much smaller than the operating frequency of the main signal path. The noise caused by the feedback loop is negligible compared with the main signal path. In this implementation Capacitors used to limit bandwidth are on the order of nanofarads.

对基线保持模块构成的负反馈环路进行了环路稳定性仿真,环路低频增益为40dB,单位增益带宽为240Hz,40dB的低频增益使得失配造成的基线漂移值减小了99%。对电路进行时域仿真和噪声性能仿真,仿真结果如下图5所示,图中对比了读出电路有无基线保持模块的输出响应。参考电压设置为1.6V,---为无基线保持模块时的输出响应,由于失配,输出基线电压漂移值约为125mV,——为增加基线保持模块时的输出响应,输出基线电压恢复参考电压,有效抑制了基线漂移,开关控制信号脉冲宽度为7.25μS,约为有效信号宽度,即保证了有效信号不会进入反馈环路,同时又不影响读出电路的计数率。图5仿真结果包含噪声的影响,结果显示增加基线保持模块后输出噪声与无基线保持模块时几乎相同。The loop stability simulation is carried out on the negative feedback loop formed by the baseline holding module. The low-frequency gain of the loop is 40dB, and the unity gain bandwidth is 240Hz. The low-frequency gain of 40dB reduces the baseline drift value caused by mismatch by 99%. Carry out time domain simulation and noise performance simulation on the circuit. The simulation results are shown in Figure 5 below. The figure compares the output response of the readout circuit with or without the baseline hold module. The reference voltage is set to 1.6V, --- is the output response when there is no baseline hold module, due to mismatch, the output baseline voltage drift value is about 125mV, --- is the output response when the baseline hold module is added, the output baseline voltage restores the reference The voltage effectively suppresses the baseline drift, and the pulse width of the switch control signal is 7.25 μS, which is about the effective signal width, which ensures that the effective signal will not enter the feedback loop, and at the same time does not affect the counting rate of the readout circuit. The simulation results in Figure 5 include the influence of noise, and the results show that the output noise after adding the baseline hold module is almost the same as that without the baseline hold module.

从上述结果中可以看出,本发明提出的基线保持结构能够有效抑制了读出电路基线电压的漂移,同时具有低功耗、低噪声的特性,不对电路本身性能产生影响。It can be seen from the above results that the baseline holding structure proposed by the present invention can effectively suppress the drift of the baseline voltage of the readout circuit, and has the characteristics of low power consumption and low noise without affecting the performance of the circuit itself.

最后需要注意的是,公布实施例的目的在于帮助进一步理解本发明,但是本领域的技术人员可以理解:在不脱离本发明及所附的权利要求的精神和范围内,各种替换和修改都是可能的。因此,本发明不应局限于实施例所公开的内容,本发明要求保护的范围以权利要求书界定的范围为准。Finally, it should be noted that the purpose of the disclosed embodiments is to help further understand the present invention, but those skilled in the art can understand that various replacements and modifications can be made without departing from the spirit and scope of the present invention and the appended claims. It is possible. Therefore, the present invention should not be limited to the content disclosed in the embodiments, and the protection scope of the present invention is subject to the scope defined in the claims.

Claims (1)

1. a kind of dc-couple, with baseline voltage keep function pulse shaper, it is characterised in that put by three-stage operational Big device, discriminator, impulse generator and baseline voltage holding structure composition, the wherein series connection of first order opamp input terminal by Resistance RpzWith electric capacity CdifAmplify respectively with the first order at the reinforced concrete structure that parallel connection is constituted, the two ends of another group of resistance capacitance parallel-connection structure Input, the output end connection of device;Second, third grade of operational amplifier configuration is identical, is input series resistance, input, it is defeated Go out the two ends that end connects resistance capacitance parallel-connection structure respectively;Three-stage operational amplifier is connected in series;The input connection of discriminator To the output end of second level operational amplifier, the output end connection impulse generator input of discriminator, impulse generator output End produces switch controlling signal;Wherein, baseline voltage holding structure includes one by operational amplifier OTA and resistance RTComposition Transconductance modulator and a two-way low pass current mirror module being made up of PMOS current mirrors and NMOS current mirrors, wherein operational amplifier OTA positive input terminal is connected on baseline voltage Vref, resistance RTOne end is connected to the output end of third level operational amplifier, separately A pair of NMOS tubes and the source of PMOS that the negative input end and source electrode that one end is connected to operational amplifier OTA are connected, it is described The grid of a pair of NMOS tubes and PMOS is connected to operational amplifier OTA output end, the pair of NMOS tube and PMOS Draining end of NMOS tube and PMOS drain terminal are connected respectively to PMOS current mirrors input pipe Mp1 drain terminals and NMOS current mirror input pipes Mn1 Drain terminal;PMOS current mirror efferent ducts Mp2 grid connection electric capacity C1 one end, electric capacity C1 other end ground connection, NMOS current mirrors Efferent duct Mn2 grid connection electric capacity C2 one end, electric capacity C2 other end ground connection;Mp2 drain terminal is connected with Mn2 drain terminal, And it is connected to the input of second level operational amplifier;Two-way low pass current mirror module is controlled by two switches, PMOS current mirrors One of switch of the efferent duct Mp2 grids through described two switches be connected to input pipe Mp1 grids, NMOS current mirrors it is defeated Another switch of outlet pipe Mn2 grids through described two switches is connected to input pipe Mn1 grid, and two switches, which are received, comes from arteries and veins Rush the switch controlling signal of generator generation.
CN201310145633.7A 2013-04-24 2013-04-24 baseline voltage holding structure and pulse shaper Expired - Fee Related CN104124947B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310145633.7A CN104124947B (en) 2013-04-24 2013-04-24 baseline voltage holding structure and pulse shaper

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310145633.7A CN104124947B (en) 2013-04-24 2013-04-24 baseline voltage holding structure and pulse shaper

Publications (2)

Publication Number Publication Date
CN104124947A CN104124947A (en) 2014-10-29
CN104124947B true CN104124947B (en) 2017-07-21

Family

ID=51770229

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310145633.7A Expired - Fee Related CN104124947B (en) 2013-04-24 2013-04-24 baseline voltage holding structure and pulse shaper

Country Status (1)

Country Link
CN (1) CN104124947B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108365837B (en) * 2018-02-05 2021-11-09 中国电子科技集团公司第二十四研究所 Processing circuit and method for eliminating baseline change of pulse signal after pulse signal passes through blocking capacitor
CN110829994A (en) * 2019-12-19 2020-02-21 江苏省苏北人民医院 A Weak Pulse Signal Amplifying Circuit
CN111277251B (en) * 2020-02-20 2023-03-14 西北工业大学 Self-triggering power supply control low-power consumption front end reading circuit
CN111525899B (en) * 2020-05-19 2023-03-28 中国科学院微电子研究所 Sensitive preamplifier of input leakage current compensation type electric charge
CN113138406B (en) * 2021-03-04 2024-04-12 南京模数智芯微电子科技有限公司 Radiation detector readout circuit with baseline maintaining function
CN116317997B (en) * 2023-03-22 2025-09-30 电子科技大学 A circuit device for eliminating baseline drift
CN117240258B (en) * 2023-11-16 2024-03-15 苏州联讯仪器股份有限公司 Pulse signal regulating circuit and high-voltage pulse source

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1797944A (en) * 2004-12-23 2006-07-05 中国科学院电子学研究所 Differential circuit for reading out signal of integrated ISFET sensor based on two modes
CN102930891A (en) * 2012-10-25 2013-02-13 上海宏力半导体制造有限公司 Reading circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003151262A (en) * 2001-11-15 2003-05-23 Toshiba Corp Magnetic random access memory

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1797944A (en) * 2004-12-23 2006-07-05 中国科学院电子学研究所 Differential circuit for reading out signal of integrated ISFET sensor based on two modes
CN102930891A (en) * 2012-10-25 2013-02-13 上海宏力半导体制造有限公司 Reading circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
A Radiation Detection Readout Circuit with Current Feedback Baseline Holder;Xiao-Lu Chen等;《Solid-State and Integrated Circuit Technology,2012 IEEE 11th International Conference》;20121101;全文 *

Also Published As

Publication number Publication date
CN104124947A (en) 2014-10-29

Similar Documents

Publication Publication Date Title
CN104124947B (en) baseline voltage holding structure and pulse shaper
CN101552644B (en) DC interference suppressor circuit used for transimpedance preamplifier of infrared receiving system
CN111030610B (en) Full-differential operational amplifier circuit for eliminating DC offset voltage
CN104950975B (en) A kind of low pressure difference linear voltage regulator
CN108345556A (en) The circuit for signal conditioning of electronic product control device
CN108768380B (en) Conditioning circuit of sensor
CN101944886B (en) Adaptive micro-current amplifier
CN105159383A (en) Low dropout regulator with high power supply rejection ratio
CN107370461B (en) A Compensation Structure Applied in Transimpedance Amplifier
CN106886243A (en) A kind of low pressure difference linear voltage regulator with fast response characteristic
CN108270402A (en) Voltage detecting and control circuit
CN110710105A (en) Amplifier arrangement and sensor arrangement having such an amplifier arrangement
CN109194326B (en) Circuit for improving power supply rejection ratio of linear stabilized power supply
US20200393294A1 (en) Hybrid leakage-compensation scheme for improved correction range
CN107783581A (en) A kind of low-voltage-drop linear voltage regulator circuit of anti-single particle transient effect
TW201622346A (en) Sampling circuit and sampling method
CN105048973B (en) The trans-impedance amplifier recovered with offset and dynamic direct current
CN107508583A (en) Long-time-delay circuit based on current mode capacitance multiplication
WO2025130094A1 (en) Low dropout regulator capable of suppressing ripples
CN103399608A (en) Low dropout regulator (LDO) integrated with slew rate intensifier circuit
CN204833031U (en) A compensating circuit for adjusting charging device's output voltage
CN204576328U (en) A kind of low-power consumption linear voltage regulator adopting novel corrective network
Yang et al. An on-chip AC coupled AFE with asymmetric output stage for d-ToF LiDAR
CN110445551A (en) 25Gb/s Optical Receiver Automatic Gain Control Module with Reset Function
CN109167583A (en) Trsanscondutance amplifier

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20170721

Termination date: 20180424